SPRA700
Abstract: BIOS example source code DSP/BIOS DSP/BIOS example code spra646 TMS320C6000TM TMS320 TMS320C5000 TMS320C6000 C5000
Contextual Info: Application Report SPRA697 – October 2000 How to Get Started With DSP/BIOS II Andy The’ David W. Dart Software Field Sales Software Development Systems ABSTRACT DSP/BIOS II is Texas Instruments real time embedded kernel for the TMS320C5000 and TMS320C6000™ Digital Signal Processors DSP . Understanding how to build
|
Original
|
spra697tms320c5000tmtms320c6000tmspra700+8bios example source codedsp/biosdsp/bios example codespra646tms320tms320c5000tms320c6000c5000
|
PDF
|
Pluto programming cable, serial
Abstract: AX103 02HEX 0x6201 0x00000303 canopen object dictionary siemens AX102 AX-18B Modbus Organization AX104
Contextual Info: PLUTO Gateway User Manual PROFIBUS DeviceNet CANopen Ethernet GATE-P1 GATE-D1 GATE-C1 GATE-E1 1 Pluto_Gateway_Manual_v5A.doc www.jokabsafety.com Revision history: Version 1A Date 2006-04-20 Change First release 2A 2006-10-12 New functions on K-button. Update PROFIBUS req/resp data, diagnostic data. .
|
Original
|
pluto programming cable, serialax10302hex0x6201+60x00000303canopen object dictionary siemensax102ax-18bmodbus organizationax104
|
PDF
|
QE R549
Abstract: qe r542 QE R745 Qe R532 qe R610 QE R528 QE R732 EV-64120 QE R552 LEVEL1-LXT970
Contextual Info: EV-48004A-24 Evaluation Board for the GT-48004A Preliminary Revision 1.0ip 4/13/98 http://www.galileoT.com info@galileoT.com Tel 408 367-1400 Fax (408)367-1401 EV-48004A-24 Evaluation Board for the GT-48004A 1. Introduction The EV-48004A-24 Evaluation Board for the GT-48004A implements a 24-port 10/100 Ethernet switch in a formfactor
|
Original
|
ev-48004a-24gt-48004a24-port100mbps+10qe r549qe r542qe r745qe r532qe r610qe r528qe r732ev-64120qe r552level1-lxt970
|
PDF
|
MD8415B
Abstract: MD8415 MD8404 IRF 3250 MD8402 MD8405 0x0004 fujifilm
Contextual Info: LINK IEEE 1394 MD8415B User's Manual Preliminary FUJIFILM MICRODEVICES CO., LTD Ver 0.93 MEMO Preliminary MD8415B History of Revisions Issue No. 0.8 0.9 0.91 0.92 0.93 Ver 0.93 Date 14 May 1999 02 July 1999 05 July 1999 05 July 1999 23 July 2000 Contents of Revision
|
Original
|
md8415bmd8415md8404irf 3250+3md8402md84050x0004 fujifilm
|
PDF
|
G5214
Contextual Info: VITESSE MSSSQSÍ&ÍSS&SÍÍ SEMICONDUCTOR CORPORATION Advanced Product Information Multi-Gigabit Interconnect Chip VSC7214 Features • 4 ANSI X3T11 Compatible Fibre Channel Trans ceivers Deskewing of +/- 2 bits Cable Skew at the Receiver • Over 8 Gb/s Duplex Data Rate
|
OCR Scan
|
vsc7214x3t118b/10b160-pin+4g52149-0t502331000317bg5214
|
PDF
|
N3 3kv SEC
Abstract: N10 3Kv sec N10 3Kv 74HCT595 ALED12 DLED11 EPM7128S-100 LXT970 FLED11 ELED11
Contextual Info: A B C D E MAIN-CFG JTAG&TEST PAL A[3:0] +12V -12V IntF~ IdSelF[1:0] GntF[1:0] ReqF[1:0] 25M-A[7:0] 25M-B[7:0] 25M-A[7:0] 25M-B[7:0] +12V -12V idself[1:0] gntf[1:0] reqf[1:0] intd idsele[1:0] gnte[1:0] reqe[1:0] idseld[1:0] gntd[1:0] reqd[1:0] rst~ rst clk1
|
Original
|
25m-a25m-bn3 3kv secn10 3kv sec+8n10 3kv74hct595aled12dled11epm7128s-100lxt970fled11eled11
|
PDF
|
DSA00210750
Contextual Info: áç ST16C2550 2.97V TO 5.5V DUART WITH 16-BYTE FIFO APRIL 2004 REV. 4.2.1 GENERAL DESCRIPTION FEATURES The ST16C2550 2550 is a dual universal asynchronous receiver and transmitter (UART). The ST16C2550 is an improved version of the PC16550 UART with higher operating speed and faster access
|
Original
|
st16c255016-bytepc16550dsa00210750 |
PDF
|