Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers
    Manufacturer Search

    SPD 223 Search Results

    SF Impression Pixel

    SPD 223 Price and Stock

    API Delevan

    API Delevan SPD62R-223M

    Power Inductors - SMD 22uH 20% .4ohm Shielded Choke SMT
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics SPD62R-223M 11,574
    • 1 $2.91
    • 10 $2.40
    • 100 $1.97
    • 1000 $1.66
    • 10000 $1.66
    		Buy Now

    API Delevan SPD74R-223M

    Power Inductors - SMD 22uH 20% .11ohm Shielded Choke SMT
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics SPD74R-223M 3,278
    • 1 $4.61
    • 10 $3.79
    • 100 $3.12
    • 1000 $2.91
    • 10000 $2.86
    		Buy Now

    API Delevan SPD127R-223M

    Power Inductors - SMD 22uH 20% .055ohm Shielded Choke SMT
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics SPD127R-223M 500
    • 1 $5.63
    • 10 $4.63
    • 100 $3.81
    • 1000 $3.06
    • 10000 $3.06
    		Buy Now

    API Delevan HRSPD127-223M

    Power Inductors - SMD 22uH 20% SMT MIL-STD-202
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics HRSPD127-223M 246
    • 1 $23.61
    • 10 $19.47
    • 100 $18.46
    • 1000 $15.61
    • 10000 $15.61
    		Buy Now

    API Delevan HRSPD125-223M

    Power Inductors - SMD Surface Mount, Shielded Power Inductor, 22 uH, +/- 20%
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics HRSPD125-223M 244
    • 1 $19.50
    • 10 $16.08
    • 100 $14.22
    • 1000 $12.57
    • 10000 $12.57
    		Buy Now
    Find more SPD 223 price and stock on Findchips.com

    SPD 223 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    25TAC

    Abstract: HYMP512U64
    Contextual Info: 128Mx64 / 128Mx72 bits Unbuffered DDR2 SDRAM DIMM HYMP512U64 L 8/HYMP512U72(L)8 Revision History No. History Draft Date 0.1 Defined Target Spec. Mar. 2004 0.2 1) Added Pin Capacitance Spec. 2) Changed SPD typo #41 Apr. 2004 Corrected Pin assignment table & SPD typo (Byte #03, 14)


    Original     		hymp512u648/hymp512u72128mx64128mx72+2240-pin25tac PDF

    CK2102

    Abstract: DDR2-400 DDR2-533 HYMP512U64 MO-237 PC2-3200 PC2-4300 DDR2 DIMM 240 pin names
    Contextual Info: 128Mx64 / 128Mx72 bits Unbuffered DDR2 SDRAM DIMM HYMP512U64 L 8/HYMP512U72(L)8 Revision History No. History Draft Date 0.1 Defined Target Spec. Mar. 2004 0.2 1) Added Pin Capacitance Spec. 2) Changed SPD typo #41 Apr. 2004 Corrected Pin assignment table & SPD typo (Byte #03, 14)


    Original     		128mx64128mx72hymp512u648/hymp512u72+8240-pinck2102ddr2-400ddr2-533mo-237pc2-3200pc2-4300ddr2 dimm 240 pin names PDF

    C6248

    Contextual Info: SPD, Power Conditioning, PF Capacitors and Harmonic Filters Industrial Surge Protection Products 2.1 Surge Protection and Power Conditioning Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Product Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .


    Original     		cvx050/100hcue300ca08100004ev3-t2-77+1c6248 PDF

    Contextual Info: SERIES SPD 125 SPD125-332M SPD125-472M SPD125-103M SPD125-223M SPD125-473M SPD125-104M SPD125-224M SPD125-474M SPD125-684M SPD125-105M 3.3 4.7 10 22 47 100 220 470 680 1000 SPD127-103M SPD127-223M SPD127-473M SPD127-104M SPD127-224M SPD127-474M SPD127-684M


    OCR Scan     		spd125-332mspd125-472mspd125-103mspd125-223m+6spd125-473mspd125-104mspd125-224mspd125-474mspd125-684mspd125-105m PDF

    PC2-5300

    Abstract: DDR2-400 DDR2-533 DDR2-667 MO-237 PC2-3200 PC2-4300
    Contextual Info: 64Mx72 bits DDR2 SDRAM Registered DIMM HYMP264R72 L 4 Revision History No. History Draft Date 0.1 1) Defined Target Spec. Feb. 2004 0.2 1) Added Pin Capacitance Spec. & IDD Spec. 2) Corrected SPD typo. Apr. 2004 Corrected Pin assignment table Nov. 2004 Remark


    Original     		64mx72hymp264r72240-pinpc2-5300+6ddr2-400ddr2-533ddr2-667mo-237pc2-3200pc2-4300 PDF

    PS 229

    Contextual Info: 32Mx64 bits Unbuffered DDR2 SDRAM Lead-Free DIMM HYMP532U64 L P6 Revision History No. 0.1 History Draft Date Defined Target Spec. Apr. 2004 1) Corrected Pin assignment table & 2) Corrected SPD typo(Byte #31) July 2004 Designated Pin Cap. Spec. Aug. 2004 Remark


    Original     		hymp532u6432mx64hymp532u646240-pin+1ps 229 PDF

    MO-237

    Abstract: DDR2-400 DDR2-533 DDR2-667 PC2-3200 PC2-4300 PC2-5300
    Contextual Info: 128Mx72 bits DDR2 SDRAM Registered DIMM HYMP512R72 L 4 Revision History No. History Draft Date 0.1 1) Defined Target Spec. Feb. 2004 0.2 1) Added Pin Capacitance Spec. & IDD Spec. 2) Corrected SPD typo(byte #22,#42) Apr. 2004 Corrected Pin assignment table


    Original     		128mx72hymp512r72240-pinmo-237+6ddr2-400ddr2-533ddr2-667pc2-3200pc2-4300pc2-5300 PDF

    DDR2-400

    Abstract: DDR2-533 DDR2-667 MO-237 PC2-3200 PC2-4300 PC2-5300
    Contextual Info: 64Mx72 bits DDR2 SDRAM Registered DIMM HYMP264R72 L 8 Revision History No. History Draft Date 0.1 1) Defined Target Spec. Feb. 2004 0.2 1) Added Pin Capacitance Spec. & IDD Spec. 2) Corrected SPD typo(Bye #22) Apr. 2004 Corrected Pin assignment table Nov. 2004


    Original     		64mx72hymp264r72240-pinddr2-400+6ddr2-533ddr2-667mo-237pc2-3200pc2-4300pc2-5300 PDF

    GMM26416233

    Abstract: GMM26416233CNTG
    Contextual Info: LG Semicon Co.,Ltd. REVISION HISTORY /Revision 1.0: July 1998 - Add PC100,7K 2-2-2 Specifications. - Update Icc Specifications. - Change Input Test Condition from 2.8/0.0V to 2.4/0.4V. - Added post SPD Information separately (7K/7J/10K) for Modules. - Add Minimum Capacitance Value for Component.


    OCR Scan     		pc1007k/7j/10kgmm26416233cntg64bits+1gmm26416233 PDF

    DDR2-400

    Abstract: DDR2-533 MO-237 PC2-3200 PC2-4300 HYmp564u64p8
    Contextual Info: 64Mx64 / 64Mx72 bits Unbuffered DDR2 SDRAM Pb-FREE DIMM HYMP564U64P8/HYMP564U72P8 Revision History No. 0.1 History Draft Date Defined Target Spec. May. 2004 Corrected Pin assignment table & SPD table. July 2004 This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		64mx6464mx72hymp564u64p8/hymp564u72p8hymp564u64+7240-pinddr2-400ddr2-533mo-237pc2-3200pc2-4300hymp564u64p8 PDF

    Contextual Info: 256Mx72 bits DDR2 SDRAM Registered DIMM HYMP125R72 L M4 Revision History No. History Draft Date 0.1 Initial Release Mar. 2004 0.2 Corrected IDD Spec. & SPD typo (byte #22,#30) May. 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		256mx72hymp125r72240-pin PDF

    Contextual Info: 32Mx64 bits Unbuffered DDR2 SDRAM DIMM HYMP532U64 L 6 Revision History No. 0.1 History Draft Date Defined Target Spec. Mar. 2004 1) Corrected Pin assignment table & 2) Corrected SPD typo(Byte #31) July 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		32mx64hymp532u64hymp532u646240-pin+1hymp532u648 PDF

    A1000

    Abstract: A1001 A1051 A1052 A1053 A1054 A1101 A1103 HC12 a2305
    Contextual Info: How to reach us: USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217, 1–800–441–2447 or 1-303-675-2140. Customer Focus Center: 1–800–521–6274 JAPAN: Motorola Japan Ltd.; SPD, Strategic Planning Office, 141, 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan, 03–5487–8488


    Original     		hc05/hc08mcuezdbg0508/da1000a1001+8a1051a1052a1053a1054a1101a1103hc12a2305 PDF

    a2305

    Abstract: a1001 c133 A13007 CI 7433 A2306 a2333 a13001 A1000 touch-tone decoder A1052
    Contextual Info: How to reach us: USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217, 1–800–441–2447 or 1-303-675-2140. Customer Focus Center: 1–800–521–6274 JAPAN: Motorola Japan Ltd.; SPD, Strategic Planning Office, 141, 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan, 03–5487–8488


    Original     		hc05/hc08mcuezdbg0508/da2305a1001 c133+8a13007ci 7433a2306a2333a13001a1000touch-tone decodera1052 PDF

    Contextual Info: 32Mx64 bits Unbuffered DDR2 SDRAM Lead-Free DIMM HYMP532U64 L P6 Revision History No. 0.1 History Draft Date Defined Target Spec. Apr. 2004 1) Corrected Pin assignment table & 2) Corrected SPD typo(Byte #31) July 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		32mx64hymp532u64hymp532u646240-pin PDF

    Contextual Info: 64Mx72 bits DDR2 SDRAM Registered DIMM HYMP264R72 L 4 Revision History No. History Draft Date 0.1 1) Defined Target Spec. Feb. 2004 0.2 1) Added Pin Capacitance Spec. & IDD Spec. 2) Corrected SPD typo. Apr. 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		64mx72hymp264r72240-pin PDF

    HY5PS1G421

    Abstract: DDR2-400 DDR2-533 PC2-3200 PC2-4300 RA13 M4C5 M4C5 1
    Contextual Info: 256Mx72 bits DDR2 SDRAM Registered DIMM HYMP125R72 L M4 Revision History No. 0.1 0.2 History Draft Date Initial Release Mar. 2004 Corrected IDD Spec. May. 2004 Corrected Pin assignment table & SPD typo(#42) July 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		256mx72hymp125r72240-pinhy5ps1g421+7ddr2-400ddr2-533pc2-3200pc2-4300ra13m4c5m4c5 1 PDF

    Contextual Info: 64Mx64 / 64Mx72 bits Unbuffered DDR2 SDRAM DIMM HYMP564U648/HYMP564U728 Revision History No. History Draft Date 0.1 Defined Target Spec. Jan. 2004 0.2 1 Added Pin Capacitance Spec. , 2) Corrected typos of SPD Byte # 22,40,41,63 Apr. 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		64mx6464mx72hymp564u648/hymp564u728hymp564u64+1240-pin PDF

    dm0165

    Abstract: HYMP564U64 DDR2-400 DDR2-533 MO-237 PC2-3200 PC2-4300 DDR2 DIMM 240 pin names
    Contextual Info: 64Mx64 / 64Mx72 bits Unbuffered DDR2 SDRAM DIMM HYMP564U648/HYMP564U728 Revision History No. 0.1 0.2 History Draft Date Defined Target Spec. Jan. 2004 Added Pin Capacitance Spec. Apr. 2004 Corrected Pin assignment table & SPD. July 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		64mx6464mx72hymp564u648/hymp564u728hymp564u64+8240-pindm0165ddr2-400ddr2-533mo-237pc2-3200pc2-4300ddr2 dimm 240 pin names PDF

    Contextual Info: 256Mx72 bits DDR2 SDRAM Registered DIMM HYMP125R72 L M4 Revision History No. 0.1 0.2 History Draft Date Initial Release Mar. 2004 Corrected IDD Spec. May. 2004 Corrected Pin assignment table & SPD typo(#42) July 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		256mx72hymp125r72240-pin PDF

    Contextual Info: 64Mx72 bits DDR2 SDRAM Registered DIMM HYMP264R72 L 8 Revision History No. History Draft Date 0.1 1) Defined Target Spec. Feb. 2004 0.2 1) Added Pin Capacitance Spec. & IDD Spec. 2) Corrected SPD typo(Bye #22) Apr. 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		64mx72hymp264r72240-pin PDF

    Contextual Info: 128Mx64 / 128Mx72 bits Unbuffered DDR2 SDRAM DIMM HYMP512U64 L 8/HYMP512U72(L)8 Revision History No. History Draft Date 0.1 Defined Target Spec. Mar. 2004 0.2 1) Added Pin Capacitance Spec., 2) Corrected a typo of SPD byte #41(tRC) Apr. 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		128mx64128mx72hymp512u648/hymp512u72+1240-pin PDF

    Contextual Info: 128Mx72 bits DDR2 SDRAM Registered DIMM HYMP512R72 L 4 Revision History No. History Draft Date 0.1 1) Defined Target Spec. Feb. 2004 0.2 1) Added Pin Capacitance Spec. & IDD Spec. 2) Corrected SPD typo(byte #22,#42) Apr. 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		128mx72hymp512r72240-pin PDF

    DDR2-400

    Abstract: DDR2-533 HYMP532U648 MO-237 PC2-3200 PC2-4300
    Contextual Info: 32Mx64 bits Unbuffered DDR2 SDRAM DIMM HYMP532U64 L 6 Revision History No. 0.1 History Draft Date Defined Target Spec. Mar. 2004 1) Corrected Pin assignment table & 2) Corrected SPD typo(Byte #31) July 2004 Designated Pin Cap. Spec. Aug. 2004 Remark This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any


    Original     		32mx64hymp532u64hymp532u646240-pin+6ddr2-400ddr2-533hymp532u648mo-237pc2-3200pc2-4300 PDF