| 
SN74ALS112A
 | 
 | 
Texas Instruments
 | 
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | 
Original | 
PDF
 | 
97.05KB | 
6 | 
| 
SN74ALS112AD
 | 
 | 
Texas Instruments
 | 
SN74ALS112 - Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-SOIC 0 to 70 | 
Original | 
PDF
 | 
1.05MB | 
17 | 
| 
SN74ALS112AD
 | 
 | 
Texas Instruments
 | 
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | 
Original | 
PDF
 | 
97.06KB | 
6 | 
| 
SN74ALS112AD
 | 
 | 
Texas Instruments
 | 
Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-SOIC 0 to 70 | 
Original | 
PDF
 | 
673.69KB | 
16 | 
| 
SN74ALS112AD
 | 
 | 
Unknown
 | 
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. | 
Historical | 
PDF
 | 
39.79KB | 
1 | 
| 
SN74ALS112ADE4
 | 
 | 
Texas Instruments
 | 
SN74ALS112 - Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-SOIC 0 to 70 | 
Original | 
PDF
 | 
1.05MB | 
17 | 
| 
SN74ALS112ADE4
 | 
 | 
Texas Instruments
 | 
Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset | 
Original | 
PDF
 | 
514.23KB | 
14 | 
| 
SN74ALS112ADE4
 | 
 | 
Texas Instruments
 | 
Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-SOIC 0 to 70 | 
Original | 
PDF
 | 
673.69KB | 
16 | 
| 
SN74ALS112ADG4
 | 
 | 
Texas Instruments
 | 
SN74ALS112 - Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-SOIC 0 to 70 | 
Original | 
PDF
 | 
1.05MB | 
17 | 
| 
SN74ALS112ADG4
 | 
 | 
Texas Instruments
 | 
Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-SOIC 0 to 70 | 
Original | 
PDF
 | 
673.69KB | 
16 | 
| 
SN74ALS112ADR
 | 
 | 
Texas Instruments
 | 
SN74ALS112 - Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-SOIC 0 to 70 | 
Original | 
PDF
 | 
1.05MB | 
17 | 
| 
SN74ALS112ADR
 | 
 | 
Texas Instruments
 | 
Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-SOIC 0 to 70 | 
Original | 
PDF
 | 
673.69KB | 
16 | 
| 
SN74ALS112ADR
 | 
 | 
Texas Instruments
 | 
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | 
Original | 
PDF
 | 
97.05KB | 
6 | 
| 
SN74ALS112ADRE4
 | 
 | 
Texas Instruments
 | 
SN74ALS112 - Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-SOIC 0 to 70 | 
Original | 
PDF
 | 
1.05MB | 
17 | 
| 
 
 
 | 
| 
SN74ALS112ADRE4
 | 
 | 
Texas Instruments
 | 
Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset | 
Original | 
PDF
 | 
514.23KB | 
14 | 
| 
SN74ALS112ADRE4
 | 
 | 
Texas Instruments
 | 
Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-SOIC 0 to 70 | 
Original | 
PDF
 | 
673.69KB | 
16 | 
| 
SN74ALS112ADRG4
 | 
 | 
Texas Instruments
 | 
SN74ALS112 - Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-SOIC 0 to 70 | 
Original | 
PDF
 | 
1.05MB | 
17 | 
| 
SN74ALS112ADRG4
 | 
 | 
Texas Instruments
 | 
Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-SOIC 0 to 70 | 
Original | 
PDF
 | 
673.69KB | 
16 | 
| 
SN74ALS112AFN
 | 
 | 
Texas Instruments
 | 
Dual JK Negative Edge Triggered Flip-Flop | 
Original | 
PDF
 | 
112.24KB | 
3 | 
| 
SN74ALS112AN
 | 
 | 
Texas Instruments
 | 
SN74ALS112 - Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-PDIP 0 to 70 | 
Original | 
PDF
 | 
1.05MB | 
17 |