SIIG Search Results

cd 1619 CP

Abstract: RX SOP 1738 bc 494 b f.m transmitter Schematics AL 1450 DV hp 2212 sdc 2025 AL 2450 dv circuit diagram toggle switches 2041 BY TRANSISTOR BC 187 vhdl code for 16 prbs generator
Contextual Info: Stratix II GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V1-4.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and

SIIGX52006-1

Abstract: RECONFIG
Contextual Info: 5. Stratix II GX ALT2GXB_RECONFIG Megafunction User Guide SIIGX52006-1.4 Introduction The MegaWizard Plug-In Manager in the Quartus® II software creates or modifies design files that contain custom megafunction variations. These auto-generated MegaWizard files can then be instantiated in a design file.

prbs pattern generator using analog verilog

Abstract: verilog code of prbs pattern generator port interconnect prbs pattern generator using vhdl vhdl code for 8-bit adder power module hd- 110 vhdl code for crossbar switch Verilog code "1-bit full subtractor" higig protocol overview PRBS altera verilog
Contextual Info: 2. Stratix II GX Architecture SIIGX51003-2.1 Transceivers Stratix II GX devices incorporate dedicated embedded circuitry on the right side of the device, which contains up to 20 high-speed 6.375-Gbps serial transceiver channels. Each Stratix II GX transceiver block contains

pc keyboard ic

Abstract: altera stratix ii ep2s60 circuit diagram bc 327 K.D carrier detect phase shift finder 15.21 pcie gen 2 payload SIIGX52006-1 free transistor equivalent book DIODE ED 34 transistor bd 242
Contextual Info: Stratix II GX Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V2-4.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and

hd-SDI deserializer

Abstract: 3G-SDI serializer SDI SERIALIZER simple block diagram for digital clock single phase ups block diagram HD-SDI serializer 16 bit parallel OC-96
Contextual Info: 1. Stratix II GX Transceiver Block Overview SIIGX52001-2.4 Introduction Stratix II GX devices combine highly advanced 6.375-Gigabits per second Gbps four-channel gigabit transceiver blocks with the industry’s most advanced FPGA architecture. The Stratix II GX transceiver builds

diode handbook

Abstract: SDH 209 Semiconductor Reference and Application Handbook transistor DATA REFERENCE handbook transistors handbook Stratix ii GX alt2gxb
Contextual Info: 4. Stratix II GX ALT2GXB Megafunction User Guide SIIGX52003-4.2 Introduction The MegaWizard Plug-In Manager in the Quartus® II software creates or modifies design files that contain custom megafunction variations that can then be instantiated in a design file. The MegaWizard Plug-In

free transistor equivalent book

Abstract: HD-SDI over sdh 3D123 CEI 23-16 Chapter 3 Synchronization diode handbook GX 010 texas handbook transistor DATA REFERENCE handbook vhdl code for 16 prbs generator
Contextual Info: Stratix II GX Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V2-4.3 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and

automatic phase selector circuit diagram

Abstract: RAAAK RAZOG PS 307 5A ASEA ABG 10 SELECTOR SWITCH ASEA ABG PS 307 10A asea razog
Contextual Info: ASEA Catalogue RK 85-16 E Edition 1 April 1978 File R. Part 1 Reclosing relay type R a AAK For line*! vjith distance protection Single eiiot siigle-phase or three-phase reclosing ¡mended for y ss together with dis­ tance reiay svpg RAZO G but can be adapted to other distance relays

alt2gxb

Abstract: texas handbook gxb tx_coreclk diode handbook handbook
Contextual Info: 4. Stratix II GX ALT2GXB Megafunction User Guide SIIGX52003-4.1 Introduction The MegaWizard Plug-In Manager in the Quartus® II software creates or modifies design files that contain custom megafunction variations that can then be instantiated in a design file. The MegaWizard Plug-In

Contextual Info: 1. Introduction SIIGX51001-1.5 The Stratix II GX family of devices is Altera’s third generation of FPGAs to combine high-speed serial transceivers with a scalable, high-performance logic array. Stratix II GX devices include 4 to 20 high-speed transceiver channels, each incorporating clock and data

HD-SDI over sdh

Abstract: uc 3884 b verilog code of prbs pattern generator S 1854 SMPTE-424 2206 CP 2262 encoder Programmable PLL Clock Generator SDH 209 toggle switches 2041 BY
Contextual Info: Stratix II GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V1-4.4 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and

2f 1001

Abstract: 1100 11010 FD-111 transistor D313 equivalent
Contextual Info: 6. Specifications & Additional Information SIIGX52004-3.1 Transceiver Blocks Table 6–1 shows the transceiver blocks for Stratix II GX and Stratix GX devices and compares their features. Table 6–1. Stratix II GX Features Versus Stratix GX Features Part 1 of 2

EP2SGX60EF

Abstract: CEI 23-16 circuit diagram of PPM transmitter and receiver CPRI multi rate HD-SDI over sdh PRBS10 3G-SDI serializer SIIGX52002-4 k307
Contextual Info: 2. Stratix II GX Transceiver Architecture Overview SIIGX52002-4.2 Introduction This chapter provides detailed information about the architecture of Stratix II GX devices. Figure 2–1 shows the Stratix II GX block diagram. Figure 2–1. Stratix II GX Transceiver Block Diagram

BT 342 project

Abstract: HD-SDI serializer Crossbar Switches SONET SDH
Contextual Info: Stratix II GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V1-4.3 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and

BT 342 project

Abstract: 936DC BT 1610 digital volume control
Contextual Info: Stratix II GX Device Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com SIIGX5V1-3.1 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and

SIIGX52006-1

Abstract: RECONFIG
Contextual Info: 5. Stratix II GX ALT2GXB_RECONFIG Megafunction User Guide SIIGX52006-1.3 Introduction The MegaWizard Plug-In Manager in the Quartus® II software creates or modifies design files that contain custom megafunction variations. These auto-generated MegaWizard files can then be instantiated in a design file.

2f 1001

Abstract: 11010 OC-96
Contextual Info: 6. Specifications & Additional Information SIIGX52004-3.0 Transceiver Blocks Table 6–1 shows the transceiver blocks for Stratix II GX and Stratix GX devices and compares their features. Table 6–1. Stratix II GX Features Versus Stratix GX Features Part 1 of 2

10-bit-serdes

Abstract: K280A B010011 8HBC D243
Contextual Info: 2. Stratix II GX Transceiver Architecture Overview SIIGX52002-4.1 Introduction This chapter provides detailed information about the architecture of Stratix II GX devices. Figure 2–1 shows the Stratix II GX block diagram. Figure 2–1. Stratix II GX Transceiver Block Diagram

BGA780

Contextual Info: 5. Reference and Ordering Information SIIGX51007-1.3 Software Stratix II GX devices are supported by the Altera® Quartus® II design software, which provides a comprehensive environment for system-on-a-programmable-chip SOPC design. The Quartus II software

780 AC

Abstract: gx 552 734 10 pins
Contextual Info: 1. Introduction SIIGX51001-1.6 The Stratix II GX family of devices is Altera’s third generation of FPGAs to combine high-speed serial transceivers with a scalable, high-performance logic array. Stratix II GX devices include 4 to 20 high-speed transceiver channels, each incorporating clock and data

cd 1619 CP

Abstract: sdc 2025 higig pause frame Schematics AL 1450 DV RX SOP 1738 cd 1619 Crossbar Switches SONET SDH vhdl code for 16 prbs generator TRANSISTOR BC 157 hp 2212
Contextual Info: Stratix II GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V1-4.4 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and

10-Gigbit

Contextual Info: 1. Stratix II GX Transceiver Block Overview SIIGX52001-2.3 Introduction Stratix II GX devices combine highly advanced 6.375-Gigabits per second Gbps four-channel gigabit transceiver blocks with the industry’s most advanced FPGA architecture. The Stratix II GX transceiver builds

Contextual Info: SAMSUNG ELECTRONICS INC b4E D • 7^4142 IRFZ44/45 IRFZ40/42 QD124SD TES ■ SIIGK N-CHANNEL POWER MOSFETS FEATURES • • • • • • • Lower R d s o n Improved inductive ru gge d n e ss Fast sw itching tim es R u g g e d polysilicon gate cell structure

Contextual Info: c -tun n o r2 al ¡ ¡ id#t ï «4 UP ^ O rz 5 » •581» !O fc$s¡í X <n® | r ç X^v X — X z C 3, ».S m m > > Hl,C flr T f f .M >3 o'iSx p . < « $ 1 *£®à&$ì siigli 9 u>*.u V °* >> «*» prcon 2 3 j3 0 h m m ni " N ^ C" í ?ÌÌ{5 1|S2F zfS*g