SDR SDRAM CHIP Search Results
SDR SDRAM CHIP Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| DDMO50SN |
|
DSUB DM SIG STB 50 SOC | |||
| D09S81C6PL00LF |
|
D09S81C6PL00LF-DSUB DELTA RA PF 9 SOC | |||
| D50S90C6GX00LF |
|
D50S90C6GX00LF-DSUB DELTA STR PF 50 SOC | |||
| D37S91C4GL00LF |
|
D37S91C4GL00LF-DSUB DELTA STR PF 37 SOC | |||
| D50S82C6PL00LF |
|
D50S82C6PL00LF-DSUB DELTA RA PF 50 SOC |
SDR SDRAM CHIP Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
sdr sdram pcb layout
Abstract: MT46H32M16LFBF sdr sdram pcb layout guidelines MT48H32M16LFBF MT46H32M16LFCK-6 MT46H32M16LFCK MT46V32M16BN AN10935 sdram pcb layout MT46V32M16BN-6
|
Original |
AN10935 LPC32xx LPC32x0, LPC32xx, LPC3220, LPC3230, LPC3240, LPC3250, LPC32xx sdr sdram pcb layout MT46H32M16LFBF sdr sdram pcb layout guidelines MT48H32M16LFBF MT46H32M16LFCK-6 MT46H32M16LFCK MT46V32M16BN AN10935 sdram pcb layout MT46V32M16BN-6 | |
|
Contextual Info: Interfaces directly to Mobile and SDR-SDRAMCTRL Single Data Rate Mobile SDRAM Controller Megafunction ordinary Single Data Rate SDR SDRAM chips and registered/unbuffered DIMMS Supports address space up to 2G (230 words) and – one to eight chip selects, |
Original |
||
XC3S250E-5Contextual Info: Interfaces directly to Mobile and SDR-SDRAMCTRL Single Data Rate Mobile SDRAM Controller Core ordinary Single Data Rate SDR SDRAM chips and registered/unbuffered DIMMS Supports address space up to 2G (230 words) and – one to eight chip selects, |
Original |
||
|
Contextual Info: Interfaces directly to Mobile and SDR-SDRAMCTRL Single Data Rate Mobile SDRAM Controller Core ordinary Single Data Rate SDR SDRAM chips and registered/unbuffered DIMMS Supports address space up to 2G (230 words) and – one to eight chip selects, |
Original |
||
sdram verilogContextual Info: Interfaces directly to Mobile and SDR-SDRAMCTRL Single Data Rate Mobile SDRAM Controller Core ordinary Single Data Rate SDR SDRAM chips and registered/unbuffered DIMMS Supports address space up to 2G (230 words) and – one to eight chip selects, |
Original |
||
16M X 32 SDR SDRAM
Abstract: SiliconTech SDR SDRAM CHIP ic 8 pin with number 1 is vss sdr sdram cmos 4XXX power 54pin TSOP SDRAM ic pin diagram
|
Original |
T8S648-4xxx T8S648-4xxx 54-pin 400-mil cycles/64ms 61000-01093-xxx) A0-A12, 16M X 32 SDR SDRAM SiliconTech SDR SDRAM CHIP ic 8 pin with number 1 is vss sdr sdram cmos 4XXX power 54pin TSOP SDRAM ic pin diagram | |
512MB SDR SDRAM CHIP
Abstract: SDR SDRAM CHIP sdr sdram BA138 4XXXX
|
Original |
T4S1288-4xxxx 512Mb) T4S32M4-4xxxx 54-pin 400-mil cycles/64ms T4S1288-4xxx1) T4S1288-4xxx2) A0-A12, 512MB SDR SDRAM CHIP SDR SDRAM CHIP sdr sdram BA138 4XXXX | |
W25X128
Abstract: W25Q40 w25q64 W25Q16BW W25Q64bv W25X80BV W25Q32BV W25016BV winbond* W25Q W25X16AV
|
OCR Scan |
300mm W25X128 W25Q40 w25q64 W25Q16BW W25Q64bv W25X80BV W25Q32BV W25016BV winbond* W25Q W25X16AV | |
MT48LCM32B2
Abstract: MT48LC2M3B2b5 MT48LCM32B2P MT48LCM32 Micron Technology automotive
|
Original |
MT48LC2M32B2 PC100-compliant 4096-cycle, 09005aef811ce1fe) 09005aef84d5580d MT48LCM32B2 MT48LC2M3B2b5 MT48LCM32B2P MT48LCM32 Micron Technology automotive | |
|
Contextual Info: 64Mb: x4, x8, x16 SDRAM Features SDR SDRAM MT48LC16M4A2 – 4 Meg x 4 x 4 Banks MT48LC8M8A2 – 2 Meg x 8 x 4 Banks MT48LC4M16A2 – 1 Meg x 16 x 4 Banks Features Options • PC100- and PC133-compliant • Fully synchronous; all signals registered on positive |
Original |
MT48LC16M4A2 MT48LC8M8A2 MT48LC4M16A2 PC100- PC133-compliant 4096-cycle 09005aef80725c0b x4x8x16 | |
09005aef8091e6d1
Abstract: PC133 registered reference design
|
Original |
256Mb: MT48LC64M4A2 MT48LC32M8A2 MT48LC16M16A2 PC100- PC133-compliant 8192-cycle 09005aef8091e6d1 PC133 registered reference design | |
09005aef8091e66d
Abstract: MT48LC16M8A2BB
|
Original |
128Mb: MT48LC32M4A2 MT48LC16M8A2 MT48LC8M16A2 PC100- PC133-compliant 4096-cycle 4096-cycle 09005aef8091e66d MT48LC16M8A2BB | |
|
Contextual Info: 256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM Features Mobile Low-Power SDR SDRAM MT48H16M16LF – 4 Meg x 16 x 4 banks MT48H8M32LF – 2 Meg x 32 x 4 banks Features Options Marking • VDD/VDDQ: 1.8V/1.8V • Addressing – Standard addressing option • Configuration |
Original |
256Mb: MT48H16M16LF MT48H8M32LF 09005aef834c13d2 | |
MT48H16M16LF
Abstract: MT48H8M32LF
|
Original |
256Mb: MT48H16M16LF MT48H8M32LF 54-ball 90-ball 09005aef834c13d2 MT48H16M16LF MT48H8M32LF | |
|
|
|||
AS4C32M16S-7AI
Abstract: TSOP 54 II
|
Original |
512Mbit AS4C64M8S-7TCN 64Mx8 AS4C32M16S-7TCN 32Mx16 AS4C32M16S-7AI TSOP 54 II | |
|
Contextual Info: SDRAM MODULE Preliminary KMM377S6427T3 Revision History R e visio n 1 Feb. - 1999 Corrected CS Swapping in Block Diagram. REV. 1 Feb 1999 Preliminary KMM377S6427T3 SDRAM MODULE KMM377S6427T3 SDRAM DIMM 64M x72 SDR AM DIMM w ith PLL & R egister based on S tacked 64M x4, 4B anks, 4K Ref., 3.3V S D R A M s w ith SPD |
OCR Scan |
KMM377S6427T3 KMM377S6427T3 377S6427T3 377S6427T3-G 44S64037T | |
|
Contextual Info: 64Mb: x4, x8, x16 SDRAM Features SDR SDRAM MT48LC16M4A2 – 4 Meg x 4 x 4 Banks MT48LC8M8A2 – 2 Meg x 8 x 4 Banks MT48LC4M16A2 – 1 Meg x 16 x 4 Banks Features Options • PC100- and PC133-compliant • Fully synchronous; all signals registered on positive |
Original |
MT48LC16M4A2 MT48LC8M8A2 MT48LC4M16A2 PC100- PC133-compliant 4096-cycle 09005aef80725c0b x4x8x16 | |
E5 MARKINGContextual Info: 256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM Features Mobile Low-Power SDR SDRAM MT48H16M16LF – 4 Meg x 16 x 4 banks MT48H8M32LF – 2 Meg x 32 x 4 banks Features Options Marking • VDD/VDDQ: 1.8V/1.8V • Addressing – Standard addressing option • Configuration |
Original |
256Mb: MT48H16M16LF MT48H8M32LF 09005aef834c13d2 E5 MARKING | |
8M16
Abstract: MT48H4M32
|
Original |
128Mb: MT48H8M16LF MT48H4M32LF 09005aef832ff1ea 8M16 MT48H4M32 | |
09005aef8091e6d1
Abstract: 63 ball Vfbga thermal resistance PC133 registered reference design 54 ball vfbga
|
Original |
256Mb: MT48LC64M4A2 MT48LC32M8A2 MT48LC16M16A2 PC100- PC133-compliant 8192-cycle 09005aef8091e6d1 63 ball Vfbga thermal resistance PC133 registered reference design 54 ball vfbga | |
16M43Contextual Info: 64Mb: x4, x8, x16 SDRAM Features SDR SDRAM MT48LC16M4A2 – 4 Meg x 4 x 4 Banks MT48LC8M8A2 – 2 Meg x 8 x 4 Banks MT48LC4M16A2 – 1 Meg x 16 x 4 Banks Features Options • PC100- and PC133-compliant • Fully synchronous; all signals registered on positive |
Original |
MT48LC16M4A2 MT48LC8M8A2 MT48LC4M16A2 PC100- PC133-compliant 4096-cycle 09005aef80725c0b 16M43 | |
|
Contextual Info: 64Mb: x4, x8, x16 SDRAM Features SDR SDRAM MT48LC16M4A2 – 4 Meg x 4 x 4 Banks MT48LC8M8A2 – 2 Meg x 8 x 4 Banks MT48LC4M16A2 – 1 Meg x 16 x 4 Banks Features Options • PC100- and PC133-compliant • Fully synchronous; all signals registered on positive |
Original |
MT48LC16M4A2 MT48LC8M8A2 MT48LC4M16A2 PC100- PC133-compliant 4096-cycle 09005aef80725c0b x4x8x16 | |
PC133 registered reference design
Abstract: 09005aef8091e6d1 SAC105 sac305 thermal conductivity
|
Original |
256Mb: MT48LC64M4A2 MT48LC32M8A2 MT48LC16M16A2 PC100- PC133-compliant 8192-cycle 09005aef8091e6d1 PC133 registered reference design SAC105 sac305 thermal conductivity | |
|
Contextual Info: 64Mb: x32 SDRAM Features SDR SDRAM MT48LC2M32B2 – 512K x 32 x 4 Banks Features Options Marking • Configuration – 2 Meg x 32 512K x 32 x 4 banks • Plastic package – OCPL1 – 86-pin TSOP II (400 mil) standard – 86-pin TSOP II (400 mil) Pb-free |
Original |
MT48LC2M32B2 86-pin 90-ball PC100-compliant 09005aef811ce1fe | |