|
Contextual Info: 54AC11030, 74AC11030 8ĆINPUT POSITIVEĆNAND GATES ą ą SCAS001A − JUNE 1987 − REVISED APRIL 1993 • • • • • 54AC11030 . . . J PACKAGE 74AC11030 . . . D OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations
|
Original
|
54ac1103074ac11030scas001a500-ma+1300-mil
|
PDF
|
54AC11030
Abstract: 74AC11030
Contextual Info: 54AC11030, 74AC11030 8-INPUT POSITIVE-NAND GATES SCAS001A – JUNE 1987 – REVISED APRIL 1993 • • • • • 54AC11030 . . . J PACKAGE 74AC11030 . . . D OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations
|
Original
|
54ac1103074ac11030scas001a500-ma+1300-mil
|
PDF
|
54AC11030
Abstract: 74AC11030
Contextual Info: 54AC11030, 74AC11030 8-INPUT POSITIVE-NAND GATES SCAS001A – JUNE 1987 – REVISED APRIL 1993 • • • • • 54AC11030 . . . J PACKAGE 74AC11030 . . . D OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations
|
Original
|
54ac1103074ac11030scas001a500-ma+1300-mil
|
PDF
|
54AC11030
Abstract: 74AC11030
Contextual Info: 54AC11030, 74AC11030 8ĆINPUT POSITIVEĆNAND GATES ą ą SCAS001A − JUNE 1987 − REVISED APRIL 1993 • • • • • 54AC11030 . . . J PACKAGE 74AC11030 . . . D OR N PACKAGE TOP VIEW Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations
|
Original
|
54ac1103074ac11030scas001a500-ma+1300-mil
|
PDF
|