Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SCAN50C400 Search Results

    SCAN50C400 Datasheets (3)

    National Semiconductor
    Part ECAD Model Manufacturer Description Datasheet Type PDF PDF Size Page count
    SCAN50C400
    National Semiconductor 1.25/2.5/5.0 Gbps Quad Multi-rate Backplane Transceiver Original PDF 858.26KB 29
    SCAN50C400A
    National Semiconductor SCAN50C400 - 1.25/2.5/5.0 Gbps Quad Multi-rate Backplane Transceiver Original PDF 1.18MB 28
    SCAN50C400AUT
    National Semiconductor 1.25/2.5/5.0 Gbps Quad Multi-rate Backplane Transceiver Original PDF 858.24KB 29
    SF Impression Pixel

    SCAN50C400 Price and Stock

    Texas Instruments

    Texas Instruments SCAN50C400AUT

    Line Transceiver
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Vyrian SCAN50C400AUT 7,587
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote

    SCAN50C400 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    HR4nC

    Abstract: AN1328
    Contextual Info: OBSOLETE SCAN50C400 www.ti.com SNOSA22G – MAY 2004 – REVISED MARCH 2007 SCAN50C400A 1.25/2.5/5.0 Gbps Quad Multi-Rate Backplane Transceiver Check for Samples: SCAN50C400 FEATURES • • • • • • • • • 1 2 • • • Quad Backplane SERDES transceiver


    Original
    scan50c400snosa22gscan50c400ahr4nc+1an1328 PDF

    AA10

    Abstract: AA13 AB14 P802 SCAN50C400A SCAN50C400AUT UFJ440A AN-124 AN-1242 national
    Contextual Info: February 2007 SCAN50C400A 1.25/2.5/5.0 Gbps Quad Multi-Rate Backplane Transceiver General Description Features The SCAN50C400A is a four-channel high-speed backplane transceiver SERDES designed to support multiple line data rates at 1.25, 2.5 or 5.0 Gbps over a printed circuit board


    Original
    scan50c400aaa10aa13ab14+5p802scan50c400autufj440aan-124an-1242 national PDF

    AA10

    Abstract: AA13 P802 SCAN50C400 UFJ440A SCAN50C400UT AN-124
    Contextual Info: January 2004 SCAN50C400 1.25/2.5/5.0 Gbps Quad Multi-rate Backplane Transceiver General Description Features The SCAN50C400 is a four-channel high-speed backplane transceiver SERDES designed to support multiple line data rates at 1.25, 2.5 or 5.0 Gbps over a printed circuit board


    Original
    scan50c400aa10aa13p802+3ufj440ascan50c400utan-124 PDF

    T2D 86

    Abstract: AN1242 bist store "test pattern" 00FF AN-1328 SCAN50C400 "T2D" AN-1242 T2D18
    Contextual Info: National Semiconductor Application Note 1328 October 2004 The SCAN50C400 is a high-speed backplane Serializer/ Deserializer SerDes with four channels of 5 Gbps serializers and de-serializers capable of error-free data transmission across a backplane. It provides a total through-put of 20


    Original
    scan50c400csp-9-111c2csp-9-111s2t2d 86+7an1242bist store "test pattern00ffan-1328t2dan-1242t2d18 PDF

    ht4 marking

    Contextual Info: February 2007 SCAN50C400A 1.25/2.5/5.0 Gbps Quad Multi-Rate Backplane Transceiver General Description Features The SCAN50C400A is a four-channel high-speed backplane transceiver SERDES designed to support multiple line data rates at 1.25, 2.5 or 5.0 Gbps over a printed circuit board


    Original
    scan50c400aht4 marking PDF

    AN-1242 national

    Contextual Info: SCAN50C400 SCAN50C400A 1.25/2.5/5.0 Gbps Quad Multi-Rate Backplane Transceiver Literature Number: SNOSA22G February 2007 SCAN50C400A 1.25/2.5/5.0 Gbps Quad Multi-Rate Backplane Transceiver General Description Features The SCAN50C400A is a four-channel high-speed backplane


    Original
    scan50c400scan50c400asnosa22gan-1242 national PDF

    AA10

    Abstract: AA13 P802 SCAN50C400A SCAN50C400AUT UFJ440A MDIO communication protocol AN1242 HT4 MARKING
    Contextual Info: SCAN50C400A 1.25/2.5/5.0 Gbps Quad Multi-rate Backplane Transceiver General Description Features The SCAN50C400A is a four-channel high-speed backplane transceiver SERDES designed to support multiple line data rates at 1.25, 2.5 or 5.0 Gbps over a printed circuit board


    Original
    scan50c400acsp-9-111c2csp-9-111s2aa10+7aa13p802scan50c400autufj440amdio communication protocolan1242ht4 marking PDF

    HR4nC

    Abstract: t25VD AN-1242
    Contextual Info: OBSOLETE SCAN50C400 www.ti.com SNOSA22H – JANUARY 2004 – REVISED APRIL 2013 SCAN50C400A 1.25/2.5/5.0 Gbps Quad Multi-Rate Backplane Transceiver Check for Samples: SCAN50C400 FEATURES DESCRIPTION • • • • • The SCAN50C400A is a four-channel high-speed


    Original
    scan50c400snosa22hscan50c400ahr4nc+2t25vdan-1242 PDF

    SCAN50C400

    Abstract: SCAN50C400UT
    Contextual Info: BR4004_5GIGV2 1/9/04 1:03 PM Page 1 SCAN50C400-Quad 1.25/2.5/5.0 Gbps backplane SerDes SCLK Channel 1, 2 Bist test pattern PLL LVDS input register F I F O LVDS transmit LVDS input register F I F O LVDS recieve LVDS output register F I F O LVDS transmit Serializer


    Original
    br4004scan50c400-quadscan50c400scan50c400ut+225g/2evm50c400 PDF

    lm2679-adj

    Abstract: uaa 3100 lm2679-adj 10A LM8365 STA112 z10a adj 2576 ADC78H90 EP2S15 LM2647
    Contextual Info: ナショナル セミコンダクター Altera FPGA および CPLD 向け電源デザイン・ガイド 2005年 秋 対象 Altera 製品 : ナショナルの全 FPGA ソリューションを紹介 : Stratix II FPGA ファミリ • LVDS インタフェース製品


    Original
    lm5070tssop-16llp-16lm3670/71+15600maot-23ot23-5lm3671600ma2mhzlm2679-adjuaa 3100lm2679-adj 10alm8365sta112z10aadj 2576adc78h90ep2s15lm2647 PDF

    DS90LV47

    Abstract: 640Mbps EPM240 SCAN50C400A EQ50F100 SCAN50C400
    Contextual Info: MISC_92 FPGA Flyer 2/7/05 1:00 PM Page 1 National’s high-speed interface solutions: Simplifying and enhancing FPGA system design Serializers and deserializers Clock and data distribution LVDS crosspoint switches N ational Semiconductor is the leader in innovation and


    Original
    ds90lv001ds90lv110ascansta111/112ds90lv47+5640mbpsepm240scan50c400aeq50f100scan50c400 PDF

    AN-1380

    Abstract: EQ50F100 LM27262 SCAN50C400
    Contextual Info: National Semiconductor Application Note 1380 TK Chin April 2005 1.0 Introduction Figure 1 shows the transmission loss of a 20-inch FR4 board trace using a 6-mil trace width versus a 20-inch backplane using an 8-mil trace width. Figure 2 illustrates the dominating


    Original
    20-inch10-inchcsp-9-111c2csp-9-111s2+4an-1380eq50f100lm27262scan50c400 PDF

    Virtex-4 serdes

    Abstract: camera-link to hd-SDI converter schematic satellite finder BELDEN 1700A dp83848 1470 LM camera-link to SDI converter CAT5E Pinout DP83865 SCHEMATIC dp83848 data sheet
    Contextual Info: Interface Selection Guide March 2007 LVDS Drivers/Receivers Tranceivers . 5-6 LVDS and CML PHYs Differential to Differential . 7-10 SerDes . . 11-13 Serial Digital Interface (SDI) . . 14-16


    Original
    an-1113lmh0031an-1320lmh0034+11an-1372virtex-4 serdescamera-link to hd-sdi converterschematic satellite finderbelden 1700adp838481470 lmcamera-link to sdi convertercat5e pinoutdp83865 schematicdp83848 data sheet PDF

    Contextual Info: DS90CR215,DS90CR216A,DS90CR217, DS90CR218A,DS90CR285,DS90CR286A, DS90CR287,DS90CR288A,DS90CR481, DS90CR482,DS90CR483A,DS90CR484A, DS90CR485,DS90CR486 Literature Number: SNLA167 National Semiconductor Channel Link Design Guide June 2006 Introduction Page 2


    Original
    ds90cr215ds90cr216ads90cr217ds90cr218a+6ds90cr285ds90cr286ads90cr287ds90cr288ads90cr481ds90cr482 PDF

    LM2857

    Abstract: LM3871 sot23 jsw jsw soic LM3871-Adj EP1C40 LM387M lm2679-adj S0T23 DS90LV47
    Contextual Info: 2 H I B I i Î Ê » l 2 Altera FPGAfil- C P L D * l-Ha =|^ s.| 2005^71 o > t e z i # Stratix II F P G A # Aft ^ ss 1 Stratix F P G A # M jA l^ s ] S S 2 Cyclone F P G A # m m e la s i s s . 3 M AX II C P L D # f l f l M W U s| S S !


    OCR Scan
    h05l32005tlm2857lm3871+8sot23 jswjsw soiclm3871-adjep1c40lm387mlm2679-adjs0t23ds90lv47 PDF

    camera-link to hd-SDI converter

    Abstract: QFN-64 footprint Virtex-4 serdes schematic usb to rj45 cable extender Virtex-4 uart controller datasheet usb to lvds converter camera-link to SDI converter LQFP-64 footprint schematic satellite finder dp83848 application
    Contextual Info: Interface Products Selection Guide 4Q 2006 LVDS Drivers/Receivers Transceivers . 5-6 LVDS and CML PHYs Differential to Differential . 7-10 SerDes . 11-13 Serial Digital Interface


    Original
    camera-link to hd-sdi converterqfn-64 footprintvirtex-4 serdesschematic usb to rj45 cable extender+6virtex-4 uart controller datasheetusb to lvds convertercamera-link to sdi converterlqfp-64 footprintschematic satellite finderdp83848 application PDF

    LM2596 schematic constant current

    Abstract: XILINX/SPARTAN 3E STARTER BOARD new-era voltage regulator interfacing rj45 with spartan-3 fpga schematic usb to rj45 cable extender SPARTAN 3E STARTER BOARD receiver Vari-L VCO 116 Application Note LM358 RF receiver module FPGA XILINX spartan3 pwm generator virtex 5 vs spartan 3e adc
    Contextual Info: National Semiconductor’s Solutions for Xilinx Field Programmable Gate Arrays FPGAs Design Guide Spring 2007 Your fast, accurate guide to choose the best National Semiconductor Solutions. Analog Solutions for FPGAs Page 2 Power Solutions for FPGAs Page 3


    Original
    o-220o-263fbga-49ltqfp-64+11aem-nscguide/01lm2596 schematic constant currentxilinx/spartan 3e starter boardnew-era voltage regulatorinterfacing rj45 with spartan-3 fpgaschematic usb to rj45 cable extenderspartan 3e starter boardreceiver vari-l vco 116 application notelm358 rf receiver modulefpga xilinx spartan3 pwm generatorvirtex 5 vs spartan 3e adc PDF

    LEADLESS LM5070

    Abstract: pin diagram for IC 4580 ADC78H90 LM2633 LM2679 spec switcher lm2679-adj LMH6714 LM2647 LM2743 LM2798
    Contextual Info: Power Management Design Guide for Altera FPGAs and CPLDs Fall 2005 Altera devices covered: Also features National’s FPGA solutions for: Stratix® II FPGA family Stratix® FPGA family Cyclone FPGA family MAX® II CPLD family • Communications interface, including LVDS


    Original
    lm5070o-263ot-23leadless lm5070+9pin diagram for ic 4580adc78h90lm2633lm2679 spec switcherlm2679-adjlmh6714lm2647lm2743lm2798 PDF

    lm3371

    Abstract: LM3871 LM267M pj87 LM6642 EP1C40 lm3870 S0T23-B lm2679-adj s0123
    Contextual Info: iü M iü ü itfï l U Altera PFPG R C P L D rfn iS ^ ftl^ ! m * 2 0 0 5 ^ 7 ^ >-s MAltera » >m m m u x m i& n & im M v in & m m i fp g a a Stratix II FPGA m & x m . 1 (GELD) » J Ë » j i M S Ï ^ $ 3 RÎ Zfcill Altera Stratix® ' Stratix H® '


    OCR Scan
    lm3371lm3871lm267mpj87+6lm6642ep1c40lm3870s0t23-blm2679-adjs0123 PDF

    DS90CR287

    Abstract: M600 AN-1109 DS90CR212
    Contextual Info: National Semiconductor Channel Link Design Guide June 2006 Introduction Page 2 Chip Operation Pages 12 - 15 Design Guidelines Pages 4 - 10 Evaluation Kits Pages 11 Cables & Connectors Speed vs Cable Length Page 6 Pages 18 - 19 Channel Link LVDS SerDes “Virtual Ribbon Cable”


    Original
    ds90cr2xxds90cr4xxds90cr287m600+2an-1109ds90cr212 PDF