RCF 2123 Search Results
RCF 2123 Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
86130502123345E1LF |
![]() |
8613 M CNR LF | |||
68021-230HLF |
![]() |
BergStik®, Board to Board connector, Unshrouded Right Angled Header, Through Hole, Double Row, 30 Positions, 2.54 mm (0.100in) Pitch. | |||
61082-123502LF |
![]() |
BergStak® 0.80mm Pitch, Receptacle, Vertical, Double Row, 120 Positions. | |||
86130342123355E1LF |
![]() |
8613 M CNR LF | |||
86130102123355E1LF |
![]() |
8613 M CNR LF |
RCF 2123 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
1430NContextual Info: MITSUBISHI ICS VCR M52357SP/VP FM EQUALIZER DESCRIPTION The M 52357 has an FM signal equalizer for playback, PIN CONFIGURATION (TOP VIEW) low-pass and high-pass filter for recording, and recording EQ-HB O U T E Rec Sig. OUT p [ EQ-LB OUT g VCA 2 U level adjuster. |
OCR Scan |
M52357SP/VP 1430N | |
sic marking e6
Abstract: r2s3 sic marking e7 dmo 365 rb Z88C0120VSC ZILOG Super8 Z8 super8 4be marking tda 2022 TCM FD 50
|
OCR Scan |
Z88C00 68-pin 16-bit su-61 68-Lead Z88C0020VSC Z88C0020VEC Z88C0025VSC Z88C0025VEC sic marking e6 r2s3 sic marking e7 dmo 365 rb Z88C0120VSC ZILOG Super8 Z8 super8 4be marking tda 2022 TCM FD 50 | |
Contextual Info: MITSUBISHI ICs VCR M52357SP/VP FM EQUALIZER DESCRIPTION The M 5 2 3 5 7 has an FM signal e q ualizer fo r p la y b a c k , PIN CONFIGURATION (TOP VIEW) low -p ass and high-pass filte r fo r recording, and recording level adjuster. FEATURES Playback s y s te m |
OCR Scan |
M52357SP/VP | |
AY-3-0214 top octave generator icContextual Info: ANALOG DEVICES □ Low Distortion Mixer AD831 FUNCTIONAL BLOCK DIAGRAM FEATURES Doubly-Balanced M ixer Low Distortion +24 dBm Third Order Intercept IP3 +10 dBm 1 dB Compression Point Low LO Drive Required: -1 0 dBm Bandwidth 500 M H z RF and LO Input Bandwidths |
OCR Scan |
8S61E IEEE-488 8656B AY-3-0214 top octave generator ic | |
8681l
Abstract: Z8671 MIL883 Microprocessor z8671 Z8671 PS ms 102y 7 chip computer zilog z8671 Z8681 STR w 6262 DL118
|
OCR Scan |
Z8671 8681l MIL883 Microprocessor z8671 Z8671 PS ms 102y 7 chip computer zilog z8671 Z8681 STR w 6262 DL118 | |
Z8671
Abstract: 74L5373 7 chip computer zilog z8671 TDA 12110 SP 8324 LCD INTERFACING USING 8051 ASSEMBLING LANGUAGE ZILOG Z8681-12 Z8671 PS Z8-BASIC TDA 2060
|
Original |
Z8671 Z8601lL 74L5373 7 chip computer zilog z8671 TDA 12110 SP 8324 LCD INTERFACING USING 8051 ASSEMBLING LANGUAGE ZILOG Z8681-12 Z8671 PS Z8-BASIC TDA 2060 | |
sic marking e6
Abstract: ZILOG Super8 super8 circuit
|
OCR Scan |
DD241G2 Z88C00 68-pin 16-bit DemultipMD43 68-Lead Z88C0020VSC Z88C0020VEC 48-Lead sic marking e6 ZILOG Super8 super8 circuit | |
WD1010
Abstract: encoder sew WD1012 wd1010a WD1010-05 101005 NRZ to MFM encoder ST506 wd1014 SA1000
|
OCR Scan |
WD1010-05 ST506-SA1000 ST506 SA1000 WD1010 encoder sew WD1012 wd1010a 101005 NRZ to MFM encoder wd1014 | |
Contextual Info: Innovasic Semiconductor IA88C00 Microcontroller Data Sheet Copyright 2005 IA88C00 Microcontroller Data Sheet As of Production Version -01 Data Sheet Contents Please |
Original |
IA88C00 IA88C00-PDW48C-01 IA88C00-PDW48I-01 IA88C00-PDW48C-01-R IA88C00-PDW48I-01-R IA88C00-PLC68C-01 IA88C00-PLC68I-01 IA88C00-PLC68C-01-R IA88C00-PLC68I-01-R | |
UTC 225
Abstract: utc225 TDA 560 pm IA88C00 R218-R219 super8 oscillator ir110 ZILOG Super8
|
Original |
IA88C00 IA88C00-PDW48C IA88C00-PDW48I 48-Pin IA88C00-PDW48C-R IA88C00-PDW48I-R IA88C00-PLC68C IA88C00-PLC68I IA88C00-PLC68C-R UTC 225 utc225 TDA 560 pm IA88C00 R218-R219 super8 oscillator ir110 ZILOG Super8 | |
Contextual Info: S3CB519/FB519 1 PRODUCT OVERVIEW PRODUCT OVERVIEW OVERVIEW The S3CB519/FB519 single-chip CMOS microcontroller is designed for high performance using Samsung’s new 8-bit CPU core, CalmRISC. CalmRISC is an 8-bit low power RISC microcontroller. Its basic architecture follows Harvard style, that is, it has |
Original |
S3CB519/FB519 S3CB519/FB519 100-QFP S3FB519 S3CB519 S3FB519 S3CB519 32-Kbyte | |
Samsung Tantalum Capacitor
Abstract: BT 816 FM24653 gr21 lcd circuit diagram for samsung H-29 H-35 ISO-14001 S3CB519 calmRISC
|
Original |
22-S3-CB519-032004 S3CB519 PDSEG12 PDSEG11 PDSEG10 0/SEG55 1/SEG54 2/SEG53 3/SEG54 Samsung Tantalum Capacitor BT 816 FM24653 gr21 lcd circuit diagram for samsung H-29 H-35 ISO-14001 S3CB519 calmRISC | |
WD2010
Abstract: WD2010-05
|
OCR Scan |
WD2010-05 32-BIT 16-BIT WD2010 | |
WD5010
Abstract: WD10C22B wd10c22 western digital esdi WD50C12 wd5011 WD5011A-10 WD50C20A-10 WD5010A-10 mfm controller
|
OCR Scan |
WD50C12 15Mb/s 10Mb/s WD1739 WD5010 WD10C22B wd10c22 western digital esdi wd5011 WD5011A-10 WD50C20A-10 WD5010A-10 mfm controller | |
|
|||
PDIP28
Abstract: ST52T521 22 CDIP T521
|
Original |
ST52T520/E520/T521 16ronics. PDIP28 ST52T521 22 CDIP T521 | |
Contextual Info: ST52T520/E520/T521 ST52T520/E520/T521 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI PRELIMINARY DATASHEET Memories • Up to 8 Kbytes EPROM/OTP ■ Up to 512 bytes of RAM ■ Readout protection Core ■ Register File based architecture |
Original |
ST52T520/E520/T521 | |
Contextual Info: ST52T520/E520/T521 ST52T520/E520/T521 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI PRELIMINARY DATASHEET Memories • Up to 8 Kbytes EPROM/OTP ■ Up to 512 bytes of RAM ■ Readout protection Core ■ Register File based architecture |
Original |
ST52T520/E520/T521 | |
locking eprom
Abstract: e520
|
Original |
ST52T520/E520/T521 locking eprom e520 | |
t52111Contextual Info: ST52T520/E520/T521 ST52T520/E520/T521 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI PRELIMINARY DATASHEET Memories • Up to 8 Kbytes EPROM/OTP ■ Up to 512 bytes of RAM ■ Readout protection Core ■ Register File based architecture |
Original |
ST52T520/E520/T521 t52111 | |
ic 4060 internal circuitContextual Info: ST52F500/F503/F504 ST52F500/F503/F504 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, I2C, SPI TARGET SPECIFICATION Memories • Up to 8 Kbytes Single Voltage Flash Memory ■ Up to 512 bytes of RAM ■ Up to 4 Kbytes Data EEPROM ■ In Situ Programming in Flash devices (ISP) |
Original |
ST52F500/F503/F504 ic 4060 internal circuit | |
F504
Abstract: PDIP28 ST52F500 ic 4060 internal circuit afb3
|
Original |
ST52F500/F503/F504 F504 PDIP28 ST52F500 ic 4060 internal circuit afb3 | |
Contextual Info: ST52F500/F503/F504 ST52F500/F503/F504 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, I2C, SPI TARGET SPECIFICATION Memories • Up to 8 Kbytes Single Voltage Flash Memory ■ Up to 512 bytes of RAM ■ Up to 4 Kbytes Data EEPROM ■ In Situ Programming in Flash devices (ISP) |
Original |
ST52F500/F503/F504 16-bit | |
Contextual Info: ST52F501L/F502L ST52F501L/F502L 8-BIT INTELLIGENT CONTROLLER UNIT ICU IR Driver, Timer/PWM, I2C, SCI, Low Voltage TARGET SPECIFICATION Memories • Up to 8 Kbytes Single Voltage Flash Memory ■ Up to 512 bytes of RAM ■ Up to 256 bytes Data EEPROM |
Original |
ST52F501L/F502L | |
pbi07
Abstract: F504 PDIP28 ST52F500
|
Original |
ST52F500/F503/F504 pbi07 F504 PDIP28 ST52F500 |