|
Contextual Info: NECES001 C P20K 0 .8 -M IC R O N NEC Electronics Inc. fpgas February 1993 Description Figure 1. CP20K FPGAs NEC Electronics Inc. and Crosspoint Solutions, Inc. have joined forces to offer to system designers an expedient way to prototype in Field Programmable Gate Arrays
|
OCR Scan
|
neces001cp20kram8x16ram16x16+5ram32x16ram8x3216x32ram32x4ram64x4
|
PDF
|
XP170E
Abstract: XP220E XP272E XP378E XP444E XP568E XP708E XP830E 124mA Cell-based ASICs - Reference Library
Contextual Info: XPressArray 0.18µ Hybrid Gate Array 1.0 Key Features • Supports LVTTL, LVCMOS, PCI, PCI-X, HSTL, SSTL, GTL/+, LVPECL, LVDS, BLVDS • 1.5V, 1.8V, 2.5V and 3.3V capable I/O • True 3.3V and 5V tolerance with no external resistor necessary • Up to 830 user I/Os
|
Original
|
1-50mhz200-800mhz1-800mhz50-150ps+165-10ps55-120ps100-2000ps100-500psfout90fout180xp170exp220exp272exp378exp444exp568exp708exp830e124macell-based asics - reference library
|
PDF
|
H92B
Abstract: db1n DUAL-PORT STATIC RAM AT24K
Contextual Info: SRAMs Compiled gate level SRAMs Atmel offers a variety of SRAMs compiled within the ATL80 series of gate arrays. These SRAMs utilize the standard metallization process, and are implemented using the gate array sites to form memory elements. The SRAMs are fully static with
|
Original
|
atl80h92bdb1ndual-port static ram+1at24k
|
PDF
|
|
Contextual Info: XPressArray 0.18µm Structured ASIC Datasheet 1.0 Key Features • Supports LVTTL, LVCMOS, PCI, PCI-X, HSTL, SSTL, GTL/+, LVPECL, LVDS, BLVDS • 1.5V, 1.8V, 2.5V and 3.3V capable I/O • True 3.3V tolerance with no external resistor necessary • Up to 830 user I/Os
|
Original
|
40mhz200-800mhz1-800mhz50-150ps+65-10ps55-120ps100-2000ps100-500psfout90fout180
|
PDF
|
mx41 plc
Abstract: 2-BIT Full-Adder CP20K NEC lcd inverter schematic NEC CP20K FPGA nec cmos CLS199 LDPC Decoder vhdl RAM64X4 9020 8pin
Contextual Info: MAR i o 1983 C P20K 0 .8 -M IC R O N fp g a s NEC Electronics Inc. February 1993 Description Figure 1. CP20K FPGAs NEC Electronics Inc. and Crosspoint Solutions, Inc. have joined forces to offer to system designers an expedient way to prototype in Field Program m able Gate Arrays
|
OCR Scan
|
cp20kmx41 plc2-bit full-addernec lcd inverter schematic+6nec cp20k fpganec cmoscls199ldpc decoder vhdlram64x49020 8pin
|
PDF
|
PQFP240
Abstract: XP560E-FBGA484 XCV200E-PQ240 xcv2000e-bg560 XCV100E-FG256 XCV100Efg256 PQFP208 XILINX XCV600E-BG432 XP704E-PBGA676 XCV400E-PQ240
Contextual Info: XPressArray 0.18µ Hybrid Gate Array 1.0 Key Features • Supports LVTTL, LVCMOS, PCI, PCI-X, AGP-2X, HSTL, SSTL, GTL/+, LVPECL, LVDS, BLVDS • 1.8V, 2.5V and 3.3V capable I/O • True 3.3V and 5V tolerance with no external resistor necessary • Up to 832 user I/Os
|
Original
|
240k-pqfp208xp220e-fbga324xp164e-fbga144xp164e-lqfp144+14xp220e-pqfp208xp220e-pqfp240xp270e-fbga324xp270e-pbga356pqfp240xp560e-fbga484xcv200e-pq240xcv2000e-bg560xcv100e-fg256xcv100efg256pqfp208xilinx xcv600e-bg432xp704e-pbga676xcv400e-pq240
|
PDF
|
resistor 1r-1W
Abstract: XP444HE XP568HE XP708HE XP830HE XP170HE XP220HE XP272HE XP378HE LVPECL33
Contextual Info: XPressArray High Density 0.18µm Structured ASIC Datasheet 1.0 Key Features • Supports LVTTL, LVCMOS, PCI, PCI-X, HSTL, SSTL, GTL/+, LVPECL, LVDS, BLVDS • 1.5V, 1.8V, 2.5V and 3.3V capable I/O • True 3.3V tolerance with no external resistor necessary
|
Original
|
g1-50mhz200-800mhz1-800mhz50-150ps+165-10ps55-120ps100-2000ps100-500psfout90fout180resistor 1r-1wxp444hexp568hexp708hexp830hexp170hexp220hexp272hexp378helvpecl33
|
PDF
|
X328 transistor
Abstract: scx6206 transistor x328 SCX6218 SCX6225 MEA 2901 x328 SCX6244 scx6232 SM8250A
Contextual Info: WjWM National /¡/m Semiconductor mUm Corporation Description of Gate Arrays and Standard Cells National Semiconductor’s CMOS Gate Arrays and Standard Cells utilize a dual layer metal technology microCMOS to achieve operating speeds similar to Schottky-TTL integrat
|
OCR Scan
|
128x8sm8250asm8250b250a/16450+148250-b/8250j-bsm2901sm2909sm29110q72122x328 transistorscx6206transistor x328scx6218scx6225mea 2901x328scx6244scx6232
|
PDF
|
|
Contextual Info: XPressArray 0.18µ Hybrid Gate Array 1.0 Key Features • Supports LVTTL, LVCMOS, PCI, PCI-X, HSTL, SSTL, GTL/+, LVPECL, LVDS, BLVDS • 1.5V, 1.8V, 2.5V and 3.3V capable I/O • True 3.3V and 5V tolerance with no external resistor necessary • Up to 830 user I/Os
|
Original
|
1-50mhz200-800mhz1-800mhz50-150ps+65-10ps55-120ps100-2000ps100-500psfout90fout180
|
PDF
|