rambus RAC
Abstract: Rambus ASIC Cell rambus slave RAMBUS ASIC rambus channel Signal Path designer Rambus RDRAM ASIC RAC RAMBUS
Contextual Info: Rambus ASIC Cell RAC Description Rambus System Overview The Rambus ASIC Cell (RAC™) is a standard macro cell used in ASIC designs to interface the core logic of a CMOS ASIC to a high speed Rambus Channel capable of transferring data at 2 nanoseconds per byte. The
|
OCR Scan
|
rambus racrambus asic cellrambus slaverambus asic+4rambus channelsignal path designerrambus rdram asicrac rambus
|
PDF
|
RAC RAMBUS
Abstract: RDRAM CONCURRENT concurrent rdram rdram concurrent 72M concurrent RDRAM 72 OF800 concurrent rdram NEC
Contextual Info: NEW PRODUCTS 3 72M-BIT DIRECT RAMBUS DRAM RDRAM µPD488385 Masuo Furuta Vdd Gnd Vref Low-speed bus SIN RAC Controller SOUT SIN RDRAM No.1 VTERM SOUT RDRAM No.n Bus Data Control High-speed bus Receive clock Transmit clock Clock Driver Fig. 1 Outline of Rambus System
|
Original
|
72m-bitpd488385rac rambusrdram concurrent+5concurrent rdramrdram concurrent 72mconcurrent rdram 72of800concurrent rdram nec
|
PDF
|
SPU3
Abstract: 33T6 direct rdram rac transistor b1011 rambus RAC 2B011
Contextual Info: Preliminary Information Direct Rambus Memory Controller RMC2 Overview Logical constraints are tracked by the Protocol Module (PM), which receives transaction requests from the Bus Interface Unit, and requests all the Row and Column packets necessary to implement the requested transaction, in the correct logical order. Timing and retire
|
Original
|
spu333t6direct rdram ractransistor b1011+2rambus rac2b011
|
PDF
|
PCK2010
Abstract: PCK2011 SSOP24
Contextual Info: INTEGRATED CIRCUITS PCK2011 Direct RAMbus Clock Generator Preliminary specification Philips Semiconductors 1999 Jan 19 Philips Semiconductors Preliminary specification Direct Rambus Clock Generator PCK2011 Overview PIN CONFIGURATION The Direct Rambus Clock Generator DRCG provides the Channel
|
Original
|
pck201124-pinpck2010ssop24 |
PDF
|
Rambus ASIC Cell
Abstract: Rambus RAC
Contextual Info: INTEGRATED CIRCUITS PCK2011 Direct RAMbus Clock Generator Prelim inary specification Philips Semiconductors 1998 Nov 11 PHILIPS Philips Semiconductors Preliminary specification Direct Rambus Clock Generator PCK2011 Overview PIN CONFIGURATION The Direct Rambus Clock Generator DRCG provides the Channel
|
OCR Scan
|
pck201124-pinrambus asic cellrambus rac |
PDF
|
|
Contextual Info: Preliminary W134K Direct Rambus Clock Generator Features • Differential clock source for Direct Rambus® memory subsystem for up to 800MHz data transfer rate • Provide synchronization flexibility: the Rambus Channel can optionally be synchronous to an external system or
|
Original
|
w134k800mhz24-pin |
PDF
|
CY26501
Abstract: CY26502 ILB1206 W133 CY3650
Contextual Info: PRELIMINARY CY26501/CY26502 533-MHz Direct Rambus Clock Generator Features Overview • Differential clock source for Direct Rambus™ memory subsystem for up to 1066-MHz data transfer rate • Provide synchronization flexibility: the Rambus Channel can optionally be synchronous to an external system or processor clock
|
Original
|
cy26501/cy26502533-mhz1066-mhz24-pin+6150-milcy26501cy26502ilb1206w133cy3650
|
PDF
|
CY2210
Abstract: W133 W134M W134S W158 W159 W161
Contextual Info: W134M/W134S Direct Rambus Clock Generator Features Overview • Differential clock source for Direct Rambus™ memory subsystem for up to 800-MHz data transfer rate • Provide synchronization flexibility: the Rambus Channel can optionally be synchronous to an external system or processor clock
|
Original
|
w134m/w134s800-mhzcy221024-pin+7150-milw133w134mw134sw158w159w161
|
PDF
|
CY2220
Abstract: CY26503 CY26503ZC ILB1206
Contextual Info: CY26503 533-MHz Dual Direct Rambus Clock Generator Features Overview • Differential clock source for 800-MHz and 1066-MHz Direct Rambus memory subsystem • Provide synchronization flexibility: the Rambus channel can also be synchronous to an external system
|
Original
|
cy26503533-mhz800-mhz1066-mhz+528-pin173-milcy2220cy26503zcilb1206
|
PDF
|
CY2215
Abstract: ILB1206 W133 W158 W159 W161 W167B W234
Contextual Info: 1 W234 Dual Direct Rambus Clock Generator Features Overview • Differential clock source for Direct Rambus™ memory subsystem for up to 1.6-Gb/s serial data transfer rate • Provide synchronization flexibility: the Rambus Channel can optionally be synchronous to an external system or processor clock
|
Original
|
cy2210-2cy2210-3cy2215w167b+828-pin173-mililb1206w133w158w159w161w234
|
PDF
|
MAS 10 RCD
Abstract: AD404M42VSA-5 AD404M42VSA-6 AD404M42VTA-5 AD404M42VTA-6 ASCEND Semiconductor
Contextual Info: ASCEND Semiconductor 4Mx4 EDO Data sheet Rev.1 Page 1 AD 40 4M 4 2 V S A – 5 Ascend Semiconductor EDO/FPM D-RAMBUS DDRSDRAM DDRSGRAM SGRAM SDRAM : : : : : : 40 41 42 43 46 48 Density 16M : 16 Mega Bits 8M : 8 Mega Bits 4M : 4 Mega Bits 2M : 2 Mega Bits 1M : 1 Mega Bit
|
Original
|
200mhz167mhz143mhz133mhz+8125mhz100mhzmas 10 rcdad404m42vsa-5ad404m42vsa-6ad404m42vta-5ad404m42vta-6ascend semiconductor
|
PDF
|
CY26501
Abstract: CY26501PVC CY26501PVI CY26502 CY26502PVC CY26502PVI ILB1206 W133
Contextual Info: CY26501/CY26502 533-MHz Direct Rambus Clock Generator Features Overview • Differential clock source for Direct Rambus™ memory subsystem for up to 1066-MHz data transfer rate • Provide synchronization flexibility: the Rambus Channel can optionally be synchronous to an external system or processor clock
|
Original
|
cy26501/cy26502533-mhz1066-mhz24-pin+10150-mil533mhzcy26501cy26502cy26501pvccy26501pvicy26502pvccy26502pviilb1206w133
|
PDF
|
CY2210
Abstract: W133 W134 W134M W134S W158 W159 W161
Contextual Info: W134 Direct Rambus Clock Generator Features Description • Differential clock source for Direct Rambus™ memory subsystem for up to 800-MHz data transfer rate • Provide synchronization flexibility: the Rambus Channel can optionally be synchronous to an external
|
Original
|
800-mhzw134m/w134scy2210w133+6w134w134mw134sw158w159w161
|
PDF
|
|
Contextual Info: Preliminary W134M/W134S Direct Rambus Clock Generator Features • Differential clock source for Direct Rambus® memory subsystem for up to 800MHz data transfer rate • Provide synchronization flexibility: the Rambus Channel can optionally be synchronous to an external system or
|
Original
|
w134m/w134s800mhz24-pin |
PDF
|
|
|
W134
Abstract: CY2210 ILB1206 W133 W158 W159 W161 W167B
Contextual Info: PRELIMINARY W134-25/-35 533-MHz Direct Rambus Clock Generator Features Overview • Differential clock source for Direct Rambus™ memory subsystem for up to 1066-MHz data transfer rate • Provide synchronization flexibility: the Rambus Channel can optionally be synchronous to an external system or processor clock
|
Original
|
w134-25/-35533-mhz1066-mhzcy2210+9w167b24-pin150-milw134ilb1206w133w158w159w161
|
PDF
|
CY2215
Abstract: ILB1206 W133 W158 W159 W161 W167B W234
Contextual Info: W234 Dual Direct Rambus Clock Generator Features Overview • Differential clock source for Direct Rambus™ memory subsystem for up to 1.6-Gb/s serial data transfer rate • Provide synchronization flexibility: the Rambus Channel can optionally be synchronous to an external system or processor clock
|
Original
|
cy2210-2cy2210-3cy2215w167b+828-pin173-mililb1206w133w158w159w161w234
|
PDF
|
CY2220
Abstract: CY26503 CY26503ZC ILB1206
Contextual Info: CY26503 533-MHz Dual Direct Rambus Clock Generator Features Overview • Differential clock source for 800-MHz and 1066-MHz Direct Rambus memory subsystem • Provide synchronization flexibility: the Rambus channel can also be synchronous to an external system
|
Original
|
cy26503533-mhz800-mhz1066-mhz+528-pin173-milcy2220cy26503zcilb1206
|
PDF
|
CY2210
Abstract: ILB1206 W133 W134M W134S W158 W159 W161
Contextual Info: W134M/W134S Direct Rambus Clock Generator Features Overview • Differential clock source for Direct Rambus™ memory subsystem for up to 800-MHz data transfer rate • Provide synchronization flexibility: the Rambus Channel can optionally be synchronous to an external system or processor clock
|
Original
|
w134m/w134s800-mhzcy221024-pin+8150-mililb1206w133w134mw134sw158w159w161
|
PDF
|
c9820
Contextual Info: C9820 Direct Rambus Clock Generator Preliminary Product Features Product Description • The C9820 is a Rambus compliant DRCG clock synchronizer. It contains a Phase Locked Loop that provides complimentary Rambus memory clocks. Included in its functionality is the control logic to
|
Original
|
c9820400mhz800mhzc9801+3c9812c9820bybimic9820byb
|
PDF
|
|
Contextual Info: W134 Direct Rambus Clock Generator Features Description • Differential clock source for Direct Rambus™ memory subsystem for up to 800-MHz data transfer rate • Provide synchronization flexibility: the Rambus Channel can optionally be synchronous to an external
|
Original
|
800-mhzcy221024-pin150-mil+1w134m/w134s
|
PDF
|
CY2215
Abstract: ILB1206 W133 W158 W159 W161 W167B W234
Contextual Info: W234 Dual Direct Rambus Clock Generator Features Overview • Differential clock source for Direct Rambus™ memory subsystem for up to 1.6-Gb/s serial data transfer rate • Provide synchronization flexibility: the Rambus Channel can optionally be synchronous to an external system or processor clock
|
Original
|
cy2210-2cy2210-3cy2215w167b+828-pin173-mililb1206w133w158w159w161w234
|
PDF
|
CY2210
Abstract: ILB1206 W133 W134M W134S W158 W159 W161
Contextual Info: W134M/W134S Direct Rambus Clock Generator Features Description • Differential clock source for Direct Rambus™ memory subsystem for up to 800-MHz data transfer rate • Provide synchronization flexibility: the Rambus Channel can optionally be synchronous to an external
|
Original
|
w134m/w134s800-mhzw134mcy2210+6ilb1206w133w134sw158w159w161
|
PDF
|
CY2210
Abstract: ILB1206 W133 W134M W134S W158 W159 W161 375120
Contextual Info: W134M/W134S Direct Rambus Clock Generator Features Description • Differential clock source for Direct Rambus™ memory subsystem for up to 800-MHz data transfer rate • Provide synchronization flexibility: the Rambus Channel can optionally be synchronous to an external
|
Original
|
w134m/w134s800-mhzw134mcy2210+7ilb1206w133w134sw158w159w161375120
|
PDF
|
|
Contextual Info: C9820 Direct Rambus Clock Generator Preliminary Product Features Product Description • The C9820 is a Rambus compliant DRCG clock synchronizer. It contains a Phase Locked Loop that provides complimentary Rambus memory clocks. Included in its functionality is the control logic to
|
Original
|
c9820400m4c9820bybimic9820byb |
PDF
|