QQ15D5S Search Results
QQ15D5S Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: M ITE L MV1820 Video Programme Delivery Control Interface Circuit SE M IC O N D U C T O R Supersedes version in O ctober 1995 M edia IC Handbook, HB3120 - 3.0 DS3106 - 3.0 The MV1820 is a high speed CMOS receiver for Programme Delivery Control PDC messages broadcast in |
OCR Scan |
mv1820hb3120ds3106 | |
0231 SPContextual Info: @ M IT E L SP8400 _ Very Low Phase Noise Synthesiser Divider SEMICONDUCTOR DS3739 - 2.1 The SP8400 is a very low phase noise programmable divider which is based on a divide by 8/9 dual modulus prescaler and a 12 stage control counter. This gives a minimum |
OCR Scan |
sp8400ds3739qq15d5s0231 sp | |
bt 8870 circuit
Abstract: DD003
|
OCR Scan |
mt8870d/mt8870d-1mt8870c/mt8870c-1mt8870de/de-1mt8870dc/dc-1+6 | |
|
Contextual Info: ISO-CMOS ST-BUS FAMILY MT8920 ST-BUS Parallel Access Circuit M IT E L Features • High speed parallel access to the serial ST-BUS • Parallel bus optimized for 68000 nP mode 1 • Fast dual-port RAM access (mode 2) • Access time: 120nsec Parallel bus controller (mode 3) - no external |
OCR Scan |
mt8920120nsecmt8920bemt8920bc+4 |