Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PI6CV855LE Search Results

    PI6CV855LE Datasheets (1)

    Pericom Semiconductor
    Part ECAD Model Manufacturer Description Datasheet Type PDF PDF Size Page count
    PI6CV855LE
    Pericom Semiconductor Drivers, PLL Clock Driver for 2.5V SSTL 2 DDR SDRAM Memory Original PDF 176.58KB 9
    SF Impression Pixel

    PI6CV855LE Price and Stock

    Select Manufacturer

    Diodes Incorporated PI6CV855LE

    - Rail/Tube (Alt: PI6CV855LE)
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Avnet Americas PI6CV855LE Tube 200
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Quest Components PI6CV855LE 40
    • 1 $19.46
    • 10 $17.30
    • 100 $16.00
    • 1000 $16.00
    • 10000 $16.00
    Buy Now

    PI6CV855LE Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Contextual Info: PI6CV855 PLL Clock Driver for 2.5V SSTL 2 DDR SDRAM Memory Features Description • PLL clock distribution optimized for SSTL_2 DDR SDRAM applications. • Distributes one differential clock input pair to five differential clock output pairs. • Inputs CLK,CLK and (FBIN,FBIN): SSTL_2


    Original
    pi6cv85528-pinmo-153f/ae173-mil+2pi6cv855leps8545d PDF

    PI6CV855

    Abstract: PI6CV855LE
    Contextual Info: PI6CV855 PLL Clock Driver for 2.5V SSTL 2 DDR SDRAM Memory Features Description • PLL clock distribution optimized for SSTL_2 DDR SDRAM applications. • Distributes one differential clock input pair to five differential clock output pairs. • Inputs CLK,CLK and (FBIN,FBIN): SSTL_2


    Original
    pi6cv85528-pinmo-153f/ae173-mil+2pi6cv855leps8545d PDF

    PI6CV855

    Abstract: PI6CV855L PI6CV855LE
    Contextual Info: PI6CV855


    Original
    pi6cv85528-pinpi6cv855lpi6cv855le+2173-milps8545c PDF

    Contextual Info: PI6CV855 PLL Clock Driver for 2.5V SSTL 2 DDR SDRAM Memory Features Description • PLL clock distribution optimized for SSTL_2 DDR SDRAM applications. • Distributes one differential clock input pair to five differential clock output pairs. • Inputs CLK,CLK and (FBIN,FBIN): SSTL_2


    Original
    pi6cv85528-pinmo-153f/ae173-mil+2pi6cv855leps8545d PDF