PI6C2402WE Search Results
PI6C2402WE Datasheets (2)
| Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
|---|---|---|---|---|---|---|---|
| PI6C2402WE | Pericom Semiconductor | Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers, Integrated Circuits (ICs), IC PLL CLOCK DRIVER 8-SOIC | Original | 4 | |||
| PI6C2402WEX | Pericom Semiconductor | Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers, Integrated Circuits (ICs), IC PLL CLOCK DRIVER SOIC | Original | 4 |
PI6C2402WE Price and Stock
Diodes Incorporated PI6C2402WEZero Delay PLL Clock Driver Single 8-Pin SOIC - Rail/Tube (Alt: PI6C2402WE) |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
PI6C2402WE | Tube | 1 |
|
Get Quote | ||||||
PI6C2402WE Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: PI6C2402 Phase-Locked Loop Clock Driver Features Description • 2X CLK_IN on CLK_OUT The PI6C2402 features a low-skew, low-jitter, phase-locked loop PLL clock driver. By connecting the feedback CLK_OUT output to the feedback FB_IN input, the propagation delay from the |
Original |
pi6c2402100pspi6c2402w150-mil+2 | |
|
Contextual Info: PI6C2402 Phase-Locked Loop Clock Driver Features Description • 2X CLK_IN on CLK_OUT The PI6C2402 features a low-skew, low-jitter, phase-locked loop PLL clock driver. By connecting the feedback CLK_OUT output to the feedback FB_IN input, the propagation delay from the |
Original |
pi6c2402100pspi6c2402w150-mil+2 | |
pericom date code marking ma-1251
Abstract: m201-3f PI6C22405WIE PI6C3622-1LE m b a date sheet 2013 PI5V330SQE PI90LV179WE 49/PI6C557-10LE PI5C3257QE PI5C3306LE
|
Original |
ma-1251pericom date code marking ma-1251m201-3fpi6c22405wie+7 | |
PI6C2402
Abstract: PI6C2402W
|
Original |
pi6c2402150pspi6c2402w150-mil+2 | |
|
Contextual Info: PI6C2402 Phase-Locked Loop Clock Driver Features Description • Clock doubler The PI6C2402 features a low-skew, low-jitter, Phase-Locked Loop PLL clock driver. By connecting the feedback CLK_OUT output to the feedback FB_IN input, the propagation delay from the |
Original |
pi6c2402150pspi6c2402we150-mil+1 | |
|
Contextual Info: PI6C2402 Phase-Locked Loop Clock Driver Features Description • 2X CLK_IN on CLK_OUT The PI6C2402 features a low-skew, low-jitter, phase-locked loop PLL clock driver. By connecting the feedback CLK_OUT output to the feedback FB_IN input, the propagation delay from the |
Original |
pi6c2402100pspi6c2402wpi6c2402we+2 | |
PI6C2402Contextual Info: PI6C2402 Phase-Locked Loop Clock Driver Features Description • Clock doubler The PI6C2402 features a low-skew, low-jitter, Phase-Locked Loop PLL clock driver. By connecting the feedback CLK_OUT output to the feedback FB_IN input, the propagation delay from the |
Original |
pi6c2402150psusin196pi6c2402we+2 |