mpc4072
Abstract: PC4072HA
Contextual Info: BIPOLAR ANALOG INTEGRATED CIRCUI' juPC4072 LOW NOISE J-FET INPUT DUAL OPERATIONAL AMPLIFIER DESCRIPTION FEATURES The J-FET input operational amplifier of the • Low noise: e« » 18 nV/VHz TYP. pPC4072 is designed as low noise version of the • Very lo w input b ias and offset currents
|
OCR Scan
|
upc4072ipc4082//pc4072ppc4082+4pc4072ir30-00-1mpc4072pc4072ha
|
PDF
|
|
Contextual Info: DATA SHEET BIPOLAR ANALOG INTEGRATED CIRCUIT PC4072 LOW NOISE J-FET INPUT DUAL OPERATIONAL AMPLIFIER DESCRIPTION FEATURES The J-FET input operational am plifier of the • Low noise: en = 18 nV/VRz TYP. /iPC4072 is designed as low noise version of the • Very low in p u t bias and offset currents
|
OCR Scan
|
pc4072/ipc4072/ipc4082upc4082+3//pc4072pc4072cpc4072ha
|
PDF
|
PC4072HA
Abstract: 4071G UPC4072 upc4072g2 PC4072 uPC4082
Contextual Info: DATA SHEET BIPOLAR ANALOG INTEGRATED CIRCUIT PC4072 LOW NOISE J-FET INPUT DUAL OPERATIONAL AMPLIFIER DESCRIPTION FEATURES The J-FET input operational am plifier of the • Low noise: en = 18 nV/VRz TYP. /iPC4072 is designed as low noise version of the • Very low in p u t bias and offset currents
|
OCR Scan
|
upc4072uupc4072/ipc4082/iupc4072+6upc4082//upc4072pc4072ha4071gupc4072g2pc4072
|
PDF
|
PC4072
Abstract: c4072
Contextual Info: V f T C ¿/PC4072 DUAL J-FET INPUT LOW-NOISE o p e r a t i o n a l a m p lif ie r NEC Electronics Inc. Pin Configurations Description T he J-FE T in p u t o p e ra tio n a l a m p lifie rs o f the/L/PC4072 are designed as lo w -n o ise versions o f the //PC4082.
|
OCR Scan
|
/pc4072the/l/pc4072//pc4082the/vpc4072+5pc4082yt/pc4072//pc4072pc4072c4072
|
PDF
|