PC3D00 Search Results
PC3D00 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
H35AD51S
Abstract: Digital Comparator for flash ADC
|
Original |
h35ad51s70mhz130mw64thermal+1 | |
H35AD41S
Abstract: 3bit flash adc adc 16 spec. sheet
|
Original |
h35ad41s10-bit10mhz3bit flash adc+1 | |
|
Contextual Info: M35AD41S Data Sheet 1. General Description The M35AD41S is a 10-bit CMOS 0.35㎛, 2-poly, 3-metal Analogto-Digital converter (ADC) for industry. This ADC cell adopts algorithmic method which makes implementation able simply. 2. Features • Power supply: 3.3V |
Original |
m35ad41s10-bit10mhz | |
|
Contextual Info: H35AD33S Data Sheet 1. General Description H35AD33S is a CMOS 0.35㎛, 1-poly, 3-metal 10-bit successive -approximation ADC( analog-to-digital converter ) which has high speed, low power consumption. The ADC has multiplexed 8 input channels. The serial output is configured to interface with standard shift registers. The differential |
Original |
h35ad33s10-bit500khz | |
|
Contextual Info: H35DA22S Data Sheet 1. General Description The H35DA22S is a 10-bit CMOS 0.35㎛, 2-poly, 2-metal Digital-to-Analog converter (DAC) for industry. This DAC cell adapts resistor string method which enables simple implementation. This DAC offers low speed (1 MHz), low power consumption. |
Original |
h35da22s10-bitpc3d00 | |
PLL2002Contextual Info: H35PL13S Data Sheet 1. General Description The 150MHz band clock synthesizer H35PL13S is a 3.3V CMOS(0.35µm, 1-poly, 3metal) analog phase locked loop (PLL) clock generator for on-chip applications. H35PL13S has 20MHz ~ 150MHz output range. The PLL is designed to multiply input |
Original |
h35pl13s150mhz20mhz100mhz+4 | |
|
Contextual Info: H35AD32S Data Sheet 1. General Description H35AD32S is a 10-bit CMOS 0.35㎛, 1-poly, 3-metal successive -approximation analog-to-digital converter which has high speed, low power consumption. The ADC has multiplexed 8 input channels. The serial output is configured to interface with standard shift registers. The differential |
Original |
h35ad32s10-bit10bits500khz | |
BUFFER ANALOGContextual Info: H35PL13S Data Sheet 1. General Description The 150MHz band clock synthesizer H35PL13S is a 3.3V CMOS(0.35µm, 1-poly, 3metal) analog phase locked loop (PLL) clock generator for on-chip applications. H35PL13S has 20MHz ~ 150MHz output range. The PLL is designed to multiply input |
Original |
h35pl13s150mhz20mhz100mhz+3 | |
123k
Abstract: MagnaChip Semiconductor DAC "current cell" PC3D00
|
Original |
m35da12s10-bit100mwpc3d00+3 | |
MagnaChip Semiconductor
Abstract: MAGNACHIP
|
Original |
m35ad51s70mhz130mw64thermal+2 | |
|
Contextual Info: H18GAD32S Data Sheet Preliminary 1. General description H18GAD32S is a CMOS 0.18㎛, 1-poly, 3-metal 10-bit successive –approximation ADC(analog-to- digital converter ) which has high speed, low power consumption. The ADC has multiplexed eight input channels. |
Original |
h18gad32s10-bit | |
PLL2002
Abstract: H35PL13S PLL 100Mhz the pll 2002
|
Original |
h35pl13s150mhz20mhz150mhz100mhz+7 | |
Circuit for Analog Clock
Abstract: digital clock circuit diagram TD2002 PC3D00 H35DA11S DAC "current cell" "Digital to Analog converter" current cell
|
Original |
h35da11s10-bit300mwpc3d00+5 | |
digital clock circuit diagram
Abstract: H35AD11S 7497 bit rate ladder diagram for encoder
|
Original |
h35ad11s20msps100mwdigital clock circuit diagram+2 | |
|
|
|||
4 DDContextual Info: M35DA22S Data Sheet 1. General Description The M35DA22S is a 10-bit CMOS 0.35㎛, 2-poly, 2-metal Digital-to-Analog converter (DAC) for industry. This DAC cell adapts resistor string method which enables simple implementation. This DAC offers low speed (1MHz), low power |
Original |
m35da22s10-bit10bitspc3d00+1 | |
MAGNACHIP
Abstract: MagnaChip Semiconductor digital metal detector 100uH inductor nd02d4 RESERVED77
|
Original |
m35pl12s200ps50mhz100uh+9 | |
COMPARATOR 2 BITSContextual Info: H35AD33S Data Sheet 1. General Description H35AD33S is a CMOS 0.35㎛, 1-poly, 3-metal 10-bit successive -approximation ADC( analog-to-digital converter ) which has high speed, low power consumption. The ADC has multiplexed 8 input channels. The serial output is configured to interface with standard shift registers. The differential |
Original |
h35ad33s10-bit500khzcomparator 2 bits | |
PC3D00Contextual Info: H35DA12S Data Sheet 1. General Description H35DA12S is a high speed 10-bit, 1-channel CMOS 0.35㎛, 1-poly, 3-metal DAC (Digital-to-Analog converter) which has a high stable voltage reference. Using highly accurate current cell, the non-linearity error and glitch is decreased. This DAC is used for video signal |
Original |
h35da12s10-bit100mwpc3d00 | |
PC3D00Contextual Info: M35PL11S Data Sheet 1. General Description The 200MHz Band Clock Synthesizer M35PL11S is a 3.3V CMOS(0.35㎛, 1-poly, 3-metal) Analog Phase Locked loop (PLL) clock generator for an on-chip application. M35PL11S has 80MHz to 250MHz output range. And The PLL is designed to multiply input frequency simply |
Original |
m35pl11s200mhz80mhz250mhz+3 | |
3dd4Contextual Info: H35DA21S Data Sheet 1. General Description The H35DA21S is an 8-bit, 2 channels CMOS 0.35㎛, 1-poly, 2-metal Digital-to-Analog converter (DAC) for industry. This DAC cell adapts resistor string method which enables simple implementation. This DAC offers low speed (50KHz), low power consumption. |
Original |
h35da21s50khzpc3d003dd4 | |
|
Contextual Info: H35DA11S Data Sheet 1. General Description H35DA11S is a high speed 10-bit, 3 channels CMOS 0.35㎛, 1-poly, 3-metal DAC (Digital-to-Analog converter) which has a high stable voltage reference. Using highly accurate current cell, the non-linearity error and glitch is decreased. This DAC is used for video signal |
Original |
h35da11s10-bit300mwpc3d00 | |
HYNIX
Abstract: Hynix Semiconductor 100uH inductor PLL2002 H35PL12S the pll 2002
|
Original |
h35pl12s200ps50mhz100uh+8 | |
5.1 channel converter circuit diagram
Abstract: Mux 8x1 H35AD32S mux 8x1 cmos digital comparator circuit diagram 6AN7 PC3D00
|
Original |
h35ad32s10-bit10bits500khz+6 | |
7497 bit rate
Abstract: digital clock circuit diagram circuitry interleaving
|
Original |
m35ad11s20msps100mw7497 bit rate+2 | |