P12309 Search Results

PL123

Abstract: P12305H PL-123 PL123-05SC-R T6A marking
Contextual Info: Preliminary PL123-05/-09 Low Skew Zero Delay Buffer 659 FEATURES DESCRIPTION •  The PL123-05/-09 (-05H/-09H for High Drive) are high performance, low skew, low jitter zero delay buffers designed to distribute high speed clocks. They have one (PL123-05) or two (PL123-09) low-skew output

PL123

Contextual Info: Preliminary PL123-05/-09 Low Skew Zero Delay Buffer FEATURES DESCRIPTION Frequency Range 10MHz to 134 MHz Output Options: o 5 outputs PL123-05 o 9 outputs PL123-09 Zero input - output delay Optional Drive Strength: Standard (8mA) PL123-05/-09 High (12mA) PL123-05H/-09H

schematic diagram atx Power supply 500w

Abstract: pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS
Contextual Info: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 Digital Signal Processors, iCoupler , iMEMS® and iSensor . . . . . 805, 2707, 2768-2769 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-568 RF Connectors . . . . . . . . . . . . . . . . . . . . . . Pages 454-455

P123

Abstract: P12309 PL123
Contextual Info: Preliminary Low Skew Fanout Buffer FEATURES DESCRIPTION •       The PL123-09N is a low-cost fanout buffer for distributing high-speed clocks with low output to output skew. The PL123-09N accepts an input from DC to 134MHz and provides 9 outputs of the same frequency. A typical application for driving SDRAM in

Contextual Info: Preliminary PL123-05/-09 Low Skew Zero Delay Buffer FEATURES DESCRIPTION Frequency Range 10MHz to 134 MHz Output Options: o 5 outputs PL123-05 o 9 outputs PL123-09 Zero input - output delay Optional Drive Strength: Standard (8mA) PL123-05/-09 High (12mA) PL123-05H/-09H

Contextual Info: PL123-05/-09 Low Skew Zero Delay Buffer FEATURES DESCRIPTION •  The PL123-05/-09 -05H/-09H for High Drive are high performance, low skew, low jitter zero delay buffers designed to distribute high speed clocks. They have one (PL123-05) or two (PL123-09) low-skew output

P12305H

Abstract: P123 PL123-05SC-R P12309
Contextual Info: Preliminary Low Skew Zero Delay Buffer FEATURES DESCRIPTION •  The PL123-05/-09 (-05H/-09H for High Drive) are high performance, low skew, low jitter zero delay buffers designed to distribute high speed clocks. They have one (PL123-05) or two (PL123-09) low-skew output

P12305

Abstract: P12305H P12309 P123-05 P123 T6A marking
Contextual Info: Preliminary PL123-05/-09 Low Skew Zero Delay Buffer FEATURES DESCRIPTION • • The PL123-05/-09 (-05H/-09H for High Drive) are high performance, low skew, low jitter zero delay buffers designed to distribute high speed clocks. They have one (PL123-05) or two (PL123-09) low-skew output

P12309

Contextual Info: PL123-09N Low Skew Fanout Buffer FEATURES DESCRIPTION • • • • • • • • The PL123-09N is a low-cost fanout buffer for distributing high-speed clocks with low output to output skew. The PL123-09N accepts an input from DC to 134MHz and provides 9 outputs of the same frequency. A typical application for driving SDRAM in

P12305N

Abstract: PL123-05N PL123-05NSC-R
Contextual Info: PL123-05N/-09N Low Skew Fanout Buffer FEATURES DESCRIPTION • The PL123-05N and PL123-09N are a low-cost fanout buffers for distributing high-speed clocks with low output to output skew and preserving low noise properties. The fanout buffers accept an input from

P12309N

Abstract: P12309
Contextual Info: Preliminary PL123-09N Nine-Output 3.3V Buffer FEATURES DESCRIPTION • • The PL123-09N is a low-cost buffer for distributing high-speed clocks with low skew, low jitter. The part has nine outputs. A typical application for driving SDRAM in PC systems would use eight outputs to drive

220v AC voltage stabilizer schematic diagram

Abstract: LG color tv Circuit Diagram tda 9370 1000w inverter PURE SINE WAVE schematic diagram schematic diagram atx Power supply 500w TV SHARP IC TDA 9381 PS circuit diagram wireless spy camera 9744 mini mainboard v1.2 sony 279-87 transistor E 13005-2 superpro lx
Contextual Info: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 AD9272 Analog Front End, iMEMS Accelerometers & Gyroscopes . . . . . . 782, 2583 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-528 Acceleration and Pressure Sensors . . . . . . . . . . . . . . . . . . . . . . . . . . Page 2585

PL123-09OC-R

Abstract: TSSOP-16L P12309 PL123-05SC-R PL123
Contextual Info: Preliminary PL123-05/-09 Low Skew Zero Delay Buffer FEATURES • • • • • • • DESCRIPTION Frequency Range 10MHz to 134 MHz Output Options: o 5 outputs PL123-05 o 9 outputs PL123-09 Zero input - output delay Optional Drive Strength: Standard (8mA) PL123-05/-09