OSERDES2 DDR SPARTAN6 Search Results
OSERDES2 DDR SPARTAN6 Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
TPS51200TDB1 |
![]() |
Sink/Source DDR Termination Regulator 0- |
![]() |
||
TPS51200TDB2 |
![]() |
Sink/Source DDR Termination Regulator 0- |
![]() |
||
LP2995LQ/NOPB |
![]() |
DDR Termination Regulator 16-WQFN 0 to 125 |
![]() |
![]() |
|
TPS54672PWPR |
![]() |
6-A Active Bus Termination/ DDR Memory SWIFT Converter 28-HTSSOP -40 to 85 |
![]() |
![]() |
|
LP2996LQ/NOPB |
![]() |
1.5A DDR termination regulator with shutdown pin for DDR2 16-WQFN 0 to 125 |
![]() |
![]() |
OSERDES2 DDR SPARTAN6 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: Spartan-6 FPGA SelectIO Resources User Guide UG381 v1.6 February 14, 2014 Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL |
Original |
UG381 | |
JESD79-2c
Abstract: oserdes2 DDR spartan6 ISERDES2 JESD79-3 UG381 ISERDES xc6slx xc6slx75t xc6slx75 DVI VHDL
|
Original |
UG381 JESD79-2c oserdes2 DDR spartan6 ISERDES2 JESD79-3 UG381 ISERDES xc6slx xc6slx75t xc6slx75 DVI VHDL | |
Contextual Info: Spartan-6 FPGA SelectIO Resources User Guide UG381 v1.5 February 7, 2013 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the |
Original |
UG381 | |
UG381
Abstract: hitachi sr 2010 receiver oserdes2 DDR spartan6 HDMI verilog code ISERDES2 JESD79-3 XC6SLX Spartan-6 LX45 XC6slx45 xc6slx75
|
Original |
UG381 UG381 hitachi sr 2010 receiver oserdes2 DDR spartan6 HDMI verilog code ISERDES2 JESD79-3 XC6SLX Spartan-6 LX45 XC6slx45 xc6slx75 | |
XAPP1064
Abstract: BUFIO2 ISERDES2 OSERDES iodelay ISERDES spartan 6 serdes oserdes2 DDR spartan6 ISERDES oserdes2
|
Original |
XAPP1064 XAPP1064 BUFIO2 ISERDES2 OSERDES iodelay ISERDES spartan 6 serdes oserdes2 DDR spartan6 ISERDES oserdes2 | |
UG381
Abstract: Spartan-6 LX45 JESD209A Spartan-6 FPGA LX9 JESD79-3 ISERDES2 ibis file for spartan6 LX9 HDMI verilog Xilinx Spartan-6 LX9 verilog code for ddr2 sdram to spartan 3
|
Original |
UG381 UG381 Spartan-6 LX45 JESD209A Spartan-6 FPGA LX9 JESD79-3 ISERDES2 ibis file for spartan6 LX9 HDMI verilog Xilinx Spartan-6 LX9 verilog code for ddr2 sdram to spartan 3 | |
OSERDES
Abstract: oserdes2 DDR spartan6 XAPP1064 ISERDES2 oserdes2 serdes clock_generator_ddr_s8_diff ISERDES spartan 6 SP601 Clock-Generator
|
Original |
XAPP1064 OSERDES oserdes2 DDR spartan6 XAPP1064 ISERDES2 oserdes2 serdes clock_generator_ddr_s8_diff ISERDES spartan 6 SP601 Clock-Generator | |
ISERDES2
Abstract: spartan hdmi oserdes2 oserdes2 DDR spartan6 TMDS33 HDMI verilog code Spartan-6 FPGA DCM_CLKGEN XAPP495 tmds fpga XAPP460
|
Original |
XAPP495 ISERDES2 spartan hdmi oserdes2 oserdes2 DDR spartan6 TMDS33 HDMI verilog code Spartan-6 FPGA DCM_CLKGEN XAPP495 tmds fpga XAPP460 | |
dcm_sp
Abstract: oserdes2 DDR spartan6 UG382 Spartan-6 FPGA DCM_CLKGEN point-to-point mini-lvds oserdes2 XAPP469 OSERDES SP601 Spread-Spectrum
|
Original |
XAPP1065 dcm_sp oserdes2 DDR spartan6 UG382 Spartan-6 FPGA DCM_CLKGEN point-to-point mini-lvds oserdes2 XAPP469 OSERDES SP601 Spread-Spectrum | |
XC6SLX
Abstract: XC6SL Spartan-6 LX45 UG382 ISERDES spartan 6 XC6SLX25 XC6SLX4 Spartan-6 FPGA LX9 DSP48A1 BUFIO2
|
Original |
UG382 XC6SLX XC6SL Spartan-6 LX45 UG382 ISERDES spartan 6 XC6SLX25 XC6SLX4 Spartan-6 FPGA LX9 DSP48A1 BUFIO2 | |
ug382
Abstract: DSP48A1 XAPP1064 oserdes2 ddr Spartan-6 LX45 XC6SLX16-2 oserdes2 DDR spartan6 VIRTEX-5 DDR PHY dcm_sp XC6slx4
|
Original |
UG382 ug382 DSP48A1 XAPP1064 oserdes2 ddr Spartan-6 LX45 XC6SLX16-2 oserdes2 DDR spartan6 VIRTEX-5 DDR PHY dcm_sp XC6slx4 | |
Contextual Info: Spartan-6 FPGA Clocking Resources User Guide UG382 v1.8 June 20, 2013 Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL |
Original |
UG382 | |
XC6slx45
Abstract: XC6SLX75 XC6SLX150 XC6SLX9 XC6SLX16 XC6SLX100 XC6SLX25 XC6slx4 XC6SLX75T xc6slx100t
|
Original |
DS162 XC6slx45 XC6SLX75 XC6SLX150 XC6SLX9 XC6SLX16 XC6SLX100 XC6SLX25 XC6slx4 XC6SLX75T xc6slx100t | |
xc6slx45 pinout
Abstract: XC6SLX45 XC6SLX75T SPARTAN 6 xc6slx45 pin configuration xc6slx150t xc6slx75fg Spartan-6 FPGA DCM_CLKGEN CSG484 XC6SLX9-CSG225 XC6SLX45T
|
Original |
DS162 xc6slx45 pinout XC6SLX45 XC6SLX75T SPARTAN 6 xc6slx45 pin configuration xc6slx150t xc6slx75fg Spartan-6 FPGA DCM_CLKGEN CSG484 XC6SLX9-CSG225 XC6SLX45T | |
|
|||
ISERDES2
Abstract: XC6SLX150 XC6SLX4 CSG484 dcm_sp XAPP10 xc6slx150t CSG324 XC6SLX75T Spartan6 XC6SLX9
|
Original |
DS162 ISERDES2 XC6SLX150 XC6SLX4 CSG484 dcm_sp XAPP10 xc6slx150t CSG324 XC6SLX75T Spartan6 XC6SLX9 | |
XC6SLX45
Abstract: Spartan-6 LX45 XC6SLX16-CSG324 XC6SLX45-CSG484 xc6slx16 XC6SLX25 XC6SLX16CSG324 XC6SLX75T XC6slx4 xc6slx45t
|
Original |
DS162 XC6SLX45 Spartan-6 LX45 XC6SLX16-CSG324 XC6SLX45-CSG484 xc6slx16 XC6SLX25 XC6SLX16CSG324 XC6SLX75T XC6slx4 xc6slx45t | |
XC6SLX25-CSG324
Abstract: FG484 XC6SLX9-CSG225 XC6slx45 lx25t ISERDES XC6SLX25 XC6SLX25CSG324 xc6slx16 csg225
|
Original |
DS162 XC6SLX25-CSG324 FG484 XC6SLX9-CSG225 XC6slx45 lx25t ISERDES XC6SLX25 XC6SLX25CSG324 xc6slx16 csg225 | |
XC6SLX45
Abstract: XC6SLX150 Xilinx Spartan-6 LX9 XC6SLX75 xc6slx150t XC6SLX25CSG324 XC6SLX4 xc6slx16 XC6SLX4 2 CSG225 I XC6SLX25-CSG324
|
Original |
DS162 XC6SLX45 XC6SLX150 Xilinx Spartan-6 LX9 XC6SLX75 xc6slx150t XC6SLX25CSG324 XC6SLX4 xc6slx16 XC6SLX4 2 CSG225 I XC6SLX25-CSG324 | |
XC6SLX75
Abstract: XC6SLX16-CSG324 XC6SLX150 XC6SLX45-CSG484 UG381 UG388 CPG196 XC6SLX25 XC6SLX9 XC6slx45
|
Original |
DS162 XC6SLX75 XC6SLX16-CSG324 XC6SLX150 XC6SLX45-CSG484 UG381 UG388 CPG196 XC6SLX25 XC6SLX9 XC6slx45 | |
Xilinx Spartan-6 LX9
Abstract: xc6slx16 csg225 XC6SLX16-CSG324 XC6SLX100 xc6slx45t XC6SLX45 FGG484 XC6slx45 CPG196 oserdes2 DDR Spartan-6 FPGA LX9
|
Original |
DS162 Xilinx Spartan-6 LX9 xc6slx16 csg225 XC6SLX16-CSG324 XC6SLX100 xc6slx45t XC6SLX45 FGG484 XC6slx45 CPG196 oserdes2 DDR Spartan-6 FPGA LX9 | |
XC6SLX45-CSG484
Abstract: XC6SLX16-CSG324 8020 Series CSG324 XAPP1064 XC6SLX25 TQG144 XC6slx45 SPARTAN 6 DS162 SPARTAN-6 GTP
|
Original |
DS162 XC6SLX45-CSG484 XC6SLX16-CSG324 8020 Series CSG324 XAPP1064 XC6SLX25 TQG144 XC6slx45 SPARTAN 6 DS162 SPARTAN-6 GTP | |
XQ6SLX75
Abstract: XC6SLX45 XC6SLX75 XC6slx4 LX100T spartan 6 LX150 xc6s OSERDES xilinx kintex XA6sLx25
|
Original |
DS162 XQ6SLX75 XC6SLX45 XC6SLX75 XC6slx4 LX100T spartan 6 LX150 xc6s OSERDES xilinx kintex XA6sLx25 | |
xq6slx150
Abstract: XQ6SLX75 xc6slx150t jtag xa6slx16 XC6SLX150T FTG256 lx9 xc6s lx25t spartan-6, TQG144 spartan 6 LX150
|
Original |
DS162 xq6slx150 XQ6SLX75 xc6slx150t jtag xa6slx16 XC6SLX150T FTG256 lx9 xc6s lx25t spartan-6, TQG144 spartan 6 LX150 | |
XQ6SLX75T
Abstract: XQ6SLX150 "programmable input termination" XA6SLX75T spartan6 LX9 XA6SLX45T XA6SLX45 XQ6SLX75 spartan 6 LX150 XA6SLX100
|
Original |
DS162 XQ6SLX75T XQ6SLX150 "programmable input termination" XA6SLX75T spartan6 LX9 XA6SLX45T XA6SLX45 XQ6SLX75 spartan 6 LX150 XA6SLX100 |