NB7L585MNR4G Search Results
NB7L585MNR4G Datasheets (1)
| Part | ECAD Model | Manufacturer | Description | Datasheet Type | PDF Size | Page count | |
|---|---|---|---|---|---|---|---|
| NB7L585MNR4G |
|
2.5V / 3.3V Differential 2:1 Mux Input to 1:6 LVPECL Clock/Data Fanout Buffer / Translator | Original | 148.16KB | 9 |
NB7L585MNR4G Price and Stock
onsemi NB7L585MNR4GIC CLK BUFFER 1:6 5GHZ 32QFN |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
NB7L585MNR4G | Cut Tape | 734 | 1 |
|
Buy Now | |||||
|
NB7L585MNR4G | Reel | 20 Weeks | 1,000 |
|
Buy Now | |||||
|
NB7L585MNR4G | 849 |
|
Buy Now | |||||||
|
NB7L585MNR4G | 5,720 | 40 |
|
Buy Now | ||||||
|
NB7L585MNR4G | Reel | 1,000 |
|
Buy Now | ||||||
|
NB7L585MNR4G |
|
Buy Now | ||||||||
|
NB7L585MNR4G | 7,881 | 1 |
|
Buy Now | ||||||
|
NB7L585MNR4G | 2,951 |
|
Get Quote | |||||||
|
NB7L585MNR4G | 20 Weeks | 1,000 |
|
Get Quote | ||||||
|
NB7L585MNR4G | 1,000 |
|
Buy Now | |||||||
|
NB7L585MNR4G | 2,270 | 1 |
|
Buy Now | ||||||
NB7L585MNR4G Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
NB7L585MNG
Abstract: NB7L585MNR4G PRBS23 QFN32 QFN-32 footprint
|
Original |
NB7L585 NB7L585 NB7L585/D NB7L585MNG NB7L585MNR4G PRBS23 QFN32 QFN-32 footprint | |
|
Contextual Info: NB7L585 2.5V / 3.3V Differential 2:1 Mux Input to 1:6 LVPECL Clock/Data Fanout Buffer / Translator http://onsemi.com Multi−Level Inputs w/ Internal Termination MARKING DIAGRAM 1 Description The NB7L585 is a differential 1:6 LVPECL Clock/Data distribution |
Original |
NB7L585 NB7L585 NB7L585/D | |
|
Contextual Info: NB7L585 2.5V / 3.3V Differential 2:1 Mux Input to 1:6 LVPECL Clock/Data Fanout Buffer / Translator http://onsemi.com Multi−Level Inputs w/ Internal Termination MARKING DIAGRAM 1 Description The NB7L585 is a differential 1:6 LVPECL Clock/Data distribution |
Original |
NB7L585 NB7L585/D | |
|
Contextual Info: NB7L585 2.5V / 3.3V Differential 2:1 Mux Input to 1:6 LVPECL Clock/Data Fanout Buffer / Translator http://onsemi.com Multi−Level Inputs w/ Internal Termination MARKING DIAGRAM Description The NB7L585 is a differential 1:6 LVPECL Clock/Data distribution chip featuring a 2:1 Clock/Data input multiplexer with an input select |
Original |
NB7L585 NB7L585 NB7L585/D |