Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers
    Manufacturer Search

    N74S112D Search Results

    N74S112D Datasheets (2)

    Signetics
    Part ECAD Model Manufacturer Description Datasheet Type PDF PDF Size Page count
    N74S112D
    		Signetics Dual J-K Edge-Triggered Flip-Flop Scan PDF 130.59KB 5
    N74S112D
    		Signetics Dual J-K Edge Triggered Flip-Flop Scan PDF 137.64KB 5
    SF Impression Pixel

    N74S112D Price and Stock

    Texas Instruments

    Texas Instruments SN74S112DR

    J-K Flip-Flop, S Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, PDSO16
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Vyrian SN74S112DR 8,042
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    Texas Instruments SN74S112D3

    J-K Flip-Flop, 2-Func, Negative Edge Triggered, TTL, PDSO16
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Vyrian SN74S112D3 5,042
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    Texas Instruments SN74S112D

    J-K Flip-Flop, S Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, PDSO16
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Vyrian SN74S112D 3,581
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    N74S112D Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    74ls112 pin configuration

    Abstract: 74ls112 function table 74LS112 74S112
    Contextual Info: Signetics 74LS112, S112 Flip-Flops Dual J-K Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION The '112 is a dual J-K negative edgetriggered flip-flop featuring individual J, K, Clock, Set and Reset inputs. The Set So and Reset (R q) inputs, when LOW,


    OCR Scan     		74ls1121n9161n3064500ns+374ls112 pin configuration74ls112 function table74s112 PDF

    74ls112 pin diagram

    Abstract: 74ls112 pin configuration 74LS112 N74S112D 74ls112 function table
    Contextual Info: 7 4 LS1 1 2 , S 1 1 2 Flip-Flops S ig n e t ic s Dual J-K Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION The '112 is a dual J-K negative edgetriggered flip-flop featuring individual J, K, Clock, Set and_Reset inputs. The Set So and Reset (R d) inputs, when LOW,


    OCR Scan     		1n9161n3064500ns74ls112 pin diagram+474ls112 pin configuration74ls112n74s112d74ls112 function table PDF