MONOLITHIC MEMORIES Search Results
MONOLITHIC MEMORIES Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| 54S189J/C |
|
54S189 - 64-Bit Random Access Memory |
|
||
| 27S191DM/B |
|
AM27S191 - 2048x8 Bipolar PROM |
|
||
| 27S19ADM/B |
|
AM27S19 - 256-Bit Bipolar PROM |
|
||
| 27S07ADM/B |
|
27S07A - Standard SRAM, 16X4 |
|
||
| 54LS224AJ/B |
|
54LS224 - 64-Bit FIFO Memories |
|
MONOLITHIC MEMORIES Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
16P8Contextual Info: Monolithic UlifUl Memories PAL/HAL Devices Logic Diagram 5-69 in |
OCR Scan |
||
SST31LF041
Abstract: SST31LF041A
|
Original |
SST31LF041 SST31LF041A 041A4Mb SST31LF041/041A: 40-LEAD 40-tsop-WI-7 SST31LF043/043A) S71107-05-000 SST31LF041A | |
Monolithic Memories
Abstract: PLE5P16 PLE6P16 Monolithic Memories PROM programming MONOLITHIC MEMORIES PROM
|
OCR Scan |
PLE5P16 PLE6P16 24-pin 28-pin PLE5P16Â PLE6P16 PLE5P16 ii27iR5i Monolithic Memories Monolithic Memories PROM programming MONOLITHIC MEMORIES PROM | |
SST31LF021
Abstract: SST31LF021E
|
Original |
SST31LF021 SST31LF021E 021E2Mb SST31LF021/021E: 32-tsop-WH-7 32-LEAD S71137 S71137-06-EOL SST31LF021E | |
EDI88130CS-RPContextual Info: EDI88130CS-RP HI-RELIABILITY PRODUCT 128Kx8 Plastic Monolithic SRAM FEATURES • Fast Access Times of 15*, 17*, 20, 25ns The EDI88130CS-RP is a ruggedized plastic 128Kx8 monolithic Static RAM that allows the user to capitalize on the cost advantage of using a plastic component while not sacraficing all of the |
Original |
EDI88130CS-RP 128Kx8 EDI88130CS-RP EDI88130LPS) 128Kx8 | |
C7555
Abstract: Y439 67C7555 67C7556 y846 S1481 75S110
|
OCR Scan |
16-Bit 67C7555 67C7556 32-bit 16x16 84-terminal 88-Pln-Grld-Array C7555 C7556 Y439 67C7556 y846 S1481 75S110 | |
4 bit barrel shifter circuit diagram
Abstract: 16 bit barrel shifter circuit diagram block diagram for barrel shifter barrel shifter block diagram basic block diagram of bit slice processors 4 bit barrel shifter circuit 4 bit barrel shifter block diagram 4 bit barrel shifter circuit for left shift barrel shifter circuit diagram 3 bit barrel shifter circuit diagram
|
OCR Scan |
16-Bit 4 bit barrel shifter circuit diagram 16 bit barrel shifter circuit diagram block diagram for barrel shifter barrel shifter block diagram basic block diagram of bit slice processors 4 bit barrel shifter circuit 4 bit barrel shifter block diagram 4 bit barrel shifter circuit for left shift barrel shifter circuit diagram 3 bit barrel shifter circuit diagram | |
applications for modified booth algorithm
Abstract: 4 bit modified booth multipliers mpy016h MPY016H trw 8 bit modified booth multipliers Modified Booth Multipliers 67C7016-35 67C7016-45 67C7016-55 P22P6
|
OCR Scan |
16x16 67C7016 67C7017 16ic16 MPY016H/K, AMD29516/A, 29S17/A applications for modified booth algorithm 4 bit modified booth multipliers mpy016h MPY016H trw 8 bit modified booth multipliers Modified Booth Multipliers 67C7016-35 67C7016-45 67C7016-55 P22P6 | |
Monolithic Memories
Abstract: palasm 20L8
|
OCR Scan |
ZHAL24A 24-pin 28-pin ZHAL20 Monolithic Memories palasm 20L8 | |
20L8
Abstract: palasm Monolithic Memories
|
OCR Scan |
ZHAL24A 24-pin 28-pin ZHAL20 20S10 20RS8 20L8 palasm Monolithic Memories | |
PLS105
Abstract: PLS105-37 PLS168
|
OCR Scan |
PLS105-37 PLS167-33 PLS168-33 PLS105 PLS167, PLS168 PLS168-33 | |
PAL16l8A MMI
Abstract: PAL16l8 MMI M2018 pal16r6b PAL20L10 MMI PAL16L8A PAL20S10 PAL16L8A4 AL20S MMI PAL14L8
|
OCR Scan |
PAL20RA10 M2064-50 M2064-33 M2064-20 M2018-50 M2018-33 M2018-20 PAL16l8A MMI PAL16l8 MMI M2018 pal16r6b PAL20L10 MMI PAL16L8A PAL20S10 PAL16L8A4 AL20S MMI PAL14L8 | |
|
Contextual Info: CMOS SUPERSYNC FIFO 8,192x18, 16,384x18 PRELIMINARY IDT72255 IDT72265 Integrated Device Technology, Inc. FEATURES: DESCRIPTION: • • • • • • The IDT72255/72265 are monolithic, CMOS, high capac ity, high speed, low power first-in, first-out FIFO memories |
OCR Scan |
192x18, 384x18 IDT72255 IDT72265 IDT72255/72265 18-bit 18-bit MIL-STD-883, | |
|
Contextual Info: CMOS SUPERSYNC FIFO 8 ,1 92x18,16,384x18 IDT72255 IDT72265 Integrated Device Technology, Inc. FEATURES: DESCRIPTION: • • • • • • The IDT72255/72265 are monolithic, CMOS, high capac ity, highspeed, low power First-In, First-Out FIFO memories |
OCR Scan |
92x18 384x18 IDT72255 IDT72265 IDT72255/72265 18-bit 18-bit | |
|
|
|||
|
Contextual Info: CMOS SUPERSYNC FIFO 16,384x9, 32,768x9 IDT72261 IDT72271 Integrated Device Technology, Inc. FEATURES: DESCRIPTION: • • • • • • The IDT72261/72271 are monolithic, CMOS, high capac ity, high speed, low power first-in, first-out FIFO memories |
OCR Scan |
384x9, 768x9 IDT72261 IDT72271 IDT72261/72271 PN64-1) PP64-1) | |
IDT72261
Abstract: IDT72271
|
Original |
IDT72261 IDT72271 IDT72261/72271 IDT72261 IDT72271 | |
UT8ER512K32Contextual Info: Standard Products UT8ER512K32 Monolithic 16M SRAM Data Sheet January 31, 2011 www.aeroflex.com/memories INTRODUCTION FEATURES 20ns Read, 10ns Write maximum access times Functionally compatible with traditional 512K x 32 SRAM devices CMOS compatible input and output levels, three-state |
Original |
UT8ER512K32 111MeV-cm2/mg 0x10-16 6600ns 68-lead | |
IDT72261
Abstract: IDT72271
|
Original |
IDT72261 IDT72271 IDT72261/72271 IDT72261 IDT72271 | |
|
Contextual Info: Standard Products UT8ER512K32 Monolithic 16M SRAM Preliminary Data Sheet February, 2009 www.aeroflex.com/memories INTRODUCTION FEATURES 20ns Read, 10ns Write maximum access times Functionally compatible with traditional 512K x 32 SRAM devices CMOS compatible input and output levels, three-state |
Original |
UT8ER512K32 | |
UT8ER512K32
Abstract: aeroflex sram edac
|
Original |
UT8ER512K32 111MeV-cm2/mg 0x10-16 6600ns 68-lead aeroflex sram edac | |
application of programmable array logicContextual Info: Basic Design with PLDs Advanced Micro Devices INTRODUCTION The Programmable Array Logic device, commonly known as the PAL device, was invented at Monolithic Memories in 1978. The concept for this revolutionary type of device sprang forth as a simple solution to the |
Original |
||
UT8ER512K32Contextual Info: Standard Products UT8ER512K32 Monolithic 16M SRAM Data Sheet July 24, 2012 www.aeroflex.com/memories INTRODUCTION FEATURES 20ns Read, 10ns Write maximum access times Functionally compatible with traditional 512K x 32 SRAM devices CMOS compatible input and output levels, three-state |
Original |
UT8ER512K32 111MeV-cm2/mg 1x10-16 6600ns 68-lead | |
UT8ER512K32
Abstract: UT8ER512K32S UT8ER512K32M aeroflex sram edac
|
Original |
UT8ER512K32 UT8ER512K32S UT8ER512K32M aeroflex sram edac | |
|
Contextual Info: IDT72261 IDT72271 CMOS SUPERSYNC FIFO 16,384x9, 32,768x9 FEATURES: DESCRIPTION: • • • • • • The IDT72261/72271 are monolithic, CMOS, high capac ity, high speed, low power first-in, first-out FIFO memories with clocked read and write controls. These FIFOs are |
OCR Scan |
IDT72261 IDT72271 384x9, 768x9 IDT72261/72271 MIL-STD-883, | |