MOD 8 COUNTER Search Results
MOD 8 COUNTER Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| DM54LS168J/B |
|
54LS168 - Decade UP/Down Counter |
|
||
| 54L193W/C |
|
54L193 - 4 Bit Binary Up/Down Counter |
|
||
| 54LS293/BCA |
|
54LS293 - Binary Counter, 4-Bit - Dual marked (M38510/32004BCA) |
|
||
| 54F161/BFA |
|
54F161 - Binary Counter, 4-Bit Synchronous - Dual marked (M38510/34301BFA) |
|
||
| 54F163/B2A |
|
54F163 - Binary Counter, 4-Bit Synchronous - Dual marked (M38510/34302B2A) |
|
MOD 8 COUNTER Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: IBM0164805B IBM0164805P 8M x 8 13/10 EDO DRAM Features • 8,388,608 word by 8 bit organization Read-Mod ify-Write • Single 3.3 ± 0.3V power supply Performance: • Extended Data Out Hyper Page Mode CAS before RAS Refresh - 4096 cycles/Retention Time |
OCR Scan |
IBM0164805B IBM0164805P 104ns 256ms 360mW | |
|
Contextual Info: MOSEL VITELIC PRELIMINARY V408J32 1M X 32 HIGH PERFORMANCE EDO MEMORY MODULE Features Description • ■ The V408J32 memory Module is organized as 1,097,152 x 32 bits in a 72-lead single-in-line mod ule. The 1M x 32 memory module uses 8 MoselVitelic 1M x 4 DRAMs. The x32 modules are ideal |
OCR Scan |
V408J32 72-lead | |
|
Contextual Info: MOSEL VITELIC PRELIMINARY V408J32 1M x 32 HIGH PERFORMANCE EDO MEMORY MODULE Features Description • ■ The V 408J32 memory Module is organized as 1,097,152 x 32 bits in a 72-lead single-in-line mod ule. The 1M x 32 memory module uses 8 MoselVitelic 1M x 4 DRAMs. The x32 modules are ideal |
OCR Scan |
V408J32 72-lead 408J32 b353311 V408J32 | |
APPLICATIONS OF mod 8 COUNTER
Abstract: mod 13 counter mod 10 counter mod 8 counter
|
OCR Scan |
||
HPLL-8001
Abstract: HPLL-8001-BLK HPLL-8001-TR1
|
Original |
HPLL-8001 OP-14 HPLL-8001 5966-1495E HPLL-8001-BLK HPLL-8001-TR1 | |
D70236Contextual Info: NEC NEC Electronics Inc. Description The V53 is a high-speed, high-integration 16-bit CMOS microprocessor with a CPU that is object and source code compatible with the V20 /V30®. integrated on the same die is a 4-channel DMA controller, a UART, three timer/counters, an interrupt controller, a refresh |
OCR Scan |
16-bit pPD71087/8237 pPD71071, the/rPD71051 16-bit JIPD70236 D70236 | |
|
Contextual Info: What HEW LETT* mLlíM P A C K A R D PLL Frequency Synthesizer Technical Data HPLLp8001 Features • Low Operating Current Consumption 4 mA, typ. • High Input Sensitivity, High Input Frequencies (50 MHz) • Synchronous Programming of the Counters (n-, n/a-, |
OCR Scan |
HPLLp8001 OP-14 5966-1495E | |
n601
Abstract: cp1608-2 DB10 analog devices 0734
|
Original |
ADF4153A 24-BIT 100pF 08-16-2010-B MO-220-WGGD-1. n601 cp1608-2 DB10 analog devices 0734 | |
circuit diagram of MOD 100 counter
Abstract: AN7259S mod 13 counter AN7259 electronic car speed counter 12K20
|
Original |
AN7259S AN7259S 200pF Pin20 Pin17 Pin18 Pin19 Pin19. circuit diagram of MOD 100 counter mod 13 counter AN7259 electronic car speed counter 12K20 | |
LMX2330ATMContextual Info: PLL Building Blocks Presented by: Dean Banerjee, Wireless Applications Engineer Phased-Locked Loop Building Blocks • Basic PLL Operation • VCO • Dividers – R Counter Divider • Relation to Crystal Reference Frequency • Relation to Comparison Frequency |
Original |
||
|
Contextual Info: High performance aerospace and defense solutions Introduction NXP Semiconductors has been a trusted source and a leading provider of components to the Aerospace and Defense market for over 30 years. NXP’s components are applied in a wide array of Aerospace and Defense systems including Radar, SDR Software Defined Radio , ECM (Electronic Countermeasures) and |
Original |
JESD204A | |
U9280m
Abstract: u9280 ATAR09x ATAR092
|
Original |
16-bit SSO20) U9280m u9280 ATAR09x ATAR092 | |
U9280m
Abstract: U9280M-H-XXXZ-FSG3 ATAR092 BP23 SSO20 U3280M U9280M-H
|
Original |
16-bit SSO20) U9280M-H 4591B U9280m U9280M-H-XXXZ-FSG3 ATAR092 BP23 SSO20 U3280M U9280M-H | |
|
Contextual Info: iL t T T 'S * W NEC E lectronics Inc. Description The / jPD7832 x 78320,78322 is a single-chip m icrocom puter designed for process control. It features a 16-bit CPU, an 8 -b it external data bus, and a pow erful set of on-chip peripherals including counters and timers, an |
OCR Scan |
jPD7832 16-bit juPD7832x 003CH) 003DH) | |
|
|
|||
54AC163
Abstract: 54AC163DMQB 54AC163FMQB 54AC163LMQB AC163
|
Original |
MN54AC163-X AC163 modulo-16 54AC163 54AC163DMQB 54AC163FMQB 54AC163LMQB 54AC163 54AC163DMQB 54AC163FMQB 54AC163LMQB | |
Programmable Timer Counter
Abstract: uA2240 circuit diagram of MOD M counter
|
OCR Scan |
UA2240C uA2240C uA2240 Programmable Timer Counter circuit diagram of MOD M counter | |
2240c
Abstract: mod 16 binary down counter
|
OCR Scan |
UA2240C 2240C mod 16 binary down counter | |
mitsumi yt-30103
Abstract: HW-6215
|
Original |
LA1805 EN2887C LA1805 LA1810, LA1810. mitsumi yt-30103 HW-6215 | |
DS1873
Abstract: 82H-83H
|
Original |
DS1873 SFF-8472 T2855 82H-83H | |
|
Contextual Info: Rev 0; 10/06 Burst-Mode PON Controller With Integrated Monitoring The DS1863 controls and monitors all the burst-mode transmitter and video receiver biasing functions for a passive optical network PON triplexer. It has an APC loop with tracking-error compensation that provides the |
Original |
DS1863 | |
pW1 20Contextual Info: Rev 1; 12/06 Burst-Mode PON Controller With Integrated Monitoring The DS1863 controls and monitors all the burst-mode transmitter and video receiver biasing functions for a passive optical network PON transceiver. It has an APC loop with tracking-error compensation that provides the |
Original |
DS1863 pW1 20 | |
|
Contextual Info: Catalog 1307895 Revised 9-04 Fiber Optic Products Catalog MPO Cable Assemblies MPO to MPO Trunk Cable Assemblies Product Facts • Quick connection of 12 fibers ■ Pulling socks protect connectors during installation ■ Available in 50µm or 62.5µm multimode and singlemode |
Original |
850nm | |
GPON block diagramContextual Info: Rev 1; 12/06 Burst-Mode PON Controller With Integrated Monitoring The DS1863 controls and monitors all the burst-mode transmitter and video receiver biasing functions for a passive optical network PON transceiver. It has an APC loop with tracking-error compensation that provides the |
Original |
DS1863 DS1863K DS1863E+ 56-G2019-000A DS1863E GPON block diagram | |
circuit diagram of MOD 64 counter
Abstract: B54102 smd 2312 pmb 400 - s UA 796 b631 transistor BFT92 pmb 400 s A1221 k5101
|
Original |
2313T circuit diagram of MOD 64 counter B54102 smd 2312 pmb 400 - s UA 796 b631 transistor BFT92 pmb 400 s A1221 k5101 | |