74LVC374A
Abstract: 74LVC574A 74LVC574ABQ 74LVC574AD 74LVC574ADB 74LVC574APW SO20 SSOP20
Contextual Info: INTEGRATED CIRCUITS DATA SHEET 74LVC574A Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger 3-state Product specification Supersedes data of 1998 Jul 29 2003 Jun 20 Philips Semiconductors Product specification Octal D-type flip-flop with 5 V tolerant
|
Original
|
74lvc574asca75613508/02/pp2074lvc374a+674lvc574abq74lvc574ad74lvc574adb74lvc574apwso20ssop20
|
PDF
|
74HC574
Abstract: 74HCT574 74LV574 74LV574D 74LV574DB 74LV574N DIP20 JESD22-A114E SO20 MNA800
Contextual Info: 74LV574 Octal D-type flip-flop; positive edge-trigger; 3-state Rev. 04 — 14 May 2009 Product data sheet 1. General description The 74LV574 is an octal D-type flip–flop featuring separate D-type inputs for each flip-flop and non-inverting 3-state outputs for bus oriented applications. A clock CP and an output
|
Original
|
74lv57474hc57474hct57474lv574d+674lv574db74lv574ndip20jesd22-a114eso20mna800
|
PDF
|
SO20 package
Abstract: 74LVC374A 74LVC574A 74LVC574ABQ 74LVC574AD 74LVC574ADB 74LVC574APW SO20 SSOP20
Contextual Info: INTEGRATED CIRCUITS DATA SHEET 74LVC574A Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state Product specification Supersedes data of 2003 Jun 20 2004 Mar 22 Philips Semiconductors Product specification Octal D-type flip-flop with 5 V tolerant
|
Original
|
74lvc574asca76r20/03/pp17so20 package+774lvc374a74lvc574abq74lvc574ad74lvc574adb74lvc574apwso20ssop20
|
PDF
|
74HC574
Abstract: circuit using 74hc574 CP/2012 74HC574D
Contextual Info: 74HC574-Q100; 74HCT574-Q100 Octal D-type flip-flop; positive edge-trigger; 3-state Rev. 1 — 2 August 2012 Product data sheet 1. General description The 74HC574-Q100; 74HCT574-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with JEDEC
|
Original
|
74hc574-q10074hct574-q100hct57474hc574+3circuit using 74hc574cp/201274hc574d
|
PDF
|
74HC574
Abstract: circuit using 74hc574 74HC574 application note 74hc574d CI 74HC574N 74hct574
Contextual Info: 74HC574; 74HCT574 Octal D-type flip-flop; positive edge-trigger; 3-state Rev. 4 — 19 December 2011 Product data sheet 1. General description The 74HC574; 74HCT574 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with JEDEC standard no. 7A.
|
Original
|
74hc57474hct574avail17hct574+4circuit using 74hc57474hc574 application note74hc574dci 74hc574n
|
PDF
|
|
Contextual Info: INTEGRATED CIRCUITS DATA SHEET 74LVC574A Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger 3-state Product specification Supersedes data of 1998 Jul 29 2003 Mar 26 Philips Semiconductors Product specification Octal D-type flip-flop with 5 V tolerant
|
Original
|
74lvc574a |
PDF
|
74HC574N
Abstract: datasheet 74hc574 74hc574 74hct574 74HC574D datasheet circuit using 74hc574 74hct574n 74HC574D 74HC574 datasheet 74HC574 nxp
Contextual Info: 74HC574; 74HCT574 Octal D-type flip-flop; positive edge-trigger; 3-state Rev. 3 — 15 December 2010 Product data sheet 1. General description The 74HC574; 74HCT574 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with JEDEC standard no. 7A.
|
Original
|
74hc57474hct574hct57474hc574n+7datasheet 74hc57474hc574d datasheetcircuit using 74hc57474hct574n74hc574d74hc574 datasheet74hc574 nxp
|
PDF
|
|
Contextual Info: 74LVC574A Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state Rev. 5 — 18 December 2012 Product data sheet 1. General description The 74LVC574A is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications. A clock CP and an Output
|
Original
|
74lvc574a |
PDF
|
74HC574
Abstract: CI 74HC574N 74hct574 74HCT574D 74HC-HCT574 40TYP circuit using 74hc574 CL-15pF 74hc574db 74hc574n
Contextual Info: 74HC574; 74HCT574 Octal D-type flip-flop; positive edge-trigger; 3-state Rev. 5 — 25 April 2012 Product data sheet 1. General description The 74HC574; 74HCT574 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with JEDEC standard no. 7A.
|
Original
|
74hc57474hct574hct574ci 74hc574n+774hct574d74hc-hct57440typcircuit using 74hc574cl-15pf74hc574db74hc574n
|
PDF
|
74AHC374
Abstract: 74AHC574 74AHC574D 74AHCT374 74AHCT574 JESD22-A114E 74AHCT564 AHCT574
Contextual Info: 74AHC574; 74AHCT574 Octal D-type flip-flop; positive edge-trigger; 3-state Rev. 02 — 24 January 2008 Product data sheet 1. General description The 74AHC574; 74AHCT574 are high-speed Si-gate CMOS devices and are pin compatible with Low Power Schottky TTL LSTTL . They are specified in compliance with
|
Original
|
74ahc57474ahct574ahct57474ahc374+474ahc574d74ahct374jesd22-a114e74ahct564
|
PDF
|
|
Contextual Info: 74LVC574A Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state Rev. 4 — 3 December 2012 Product data sheet 1. General description The 74LVC574A is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications. A clock CP and an Output
|
Original
|
74lvc574a |
PDF
|
74ALVC374
Abstract: 74ALVC574 74ALVC574BQ 74ALVC574D 74ALVC574PW JESD22-A114E SO20 DHVQFN20
Contextual Info: 74ALVC574 Octal D-type flip-flop; positive edge-trigger; 3-state Rev. 02 — 8 November 2007 Product data sheet 1. General description The 74ALVC574 is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications. A clock input CP and an
|
Original
|
74alvc57474alvc37474alvc574bq74alvc574d+474alvc574pwjesd22-a114eso20dhvqfn20
|
PDF
|
74AHCT564
Abstract: 74AHC374 74AHC574 74AHC574D 74AHCT374 74AHCT574 JESD22-A114E SOT360-1 TSSOP20 MNA800
Contextual Info: 74AHC574; 74AHCT574 Octal D-type flip-flop; positive edge-trigger; 3-state Product data sheet 1. General description The 74AHC574; 74AHCT574 are high-speed Si-gate CMOS devices and are pin compatible with Low Power Schottky TTL LSTTL . They are specified in compliance with
|
Original
|
74ahc57474ahct574ot360-1mo-153+8tssop2074ahct56474ahc37474ahc574d74ahct374jesd22-a114esot360-1 tssop20mna800
|
PDF
|
74hc574
Abstract: CP/2012
Contextual Info: 74HC574-Q100; 74HCT574-Q100 Octal D-type flip-flop; positive edge-trigger; 3-state Rev. 1 — 2 August 2012 Product data sheet 1. General description The 74HC574-Q100; 74HCT574-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with JEDEC
|
Original
|
74hc574-q10074hct574-q100hct57474hc574+1cp/2012
|
PDF
|