MT47H16M16FG
Abstract: XAPP678 MT47H16M16FG-37E MT47H16M16FG-37E IT XAPP678C DDR2 SDRAM component data sheet DDR2 SDRAM sstl_18 DDR2 sstl_18 class XAPP688 XAPP549
Contextual Info: Application Note: Virtex-II Pro Family R XAPP549 v1.2 April 30, 2007 DDR2 SDRAM Memory Interface for Virtex-II Pro FPGAs Author: Maria George Summary This application note describes a DDR2 SDRAM memory interface for Virtex -II Pro FPGAs. Architecture This DDR2 SDRAM memory interface has a 72-bit data width. The data bus must be placed on
|
Original
|
xapp54972-bitmt47h16m16fg-37ecom/pdf/datasheets/dram/ddr2/256mbddr2+9mig007mt47h16m16fgxapp678mt47h16m16fg-37e itxapp678cddr2 sdram component data sheetddr2 sdram sstl_18ddr2 sstl_18 classxapp688
|
PDF
|