SAR01
Abstract: Z80185 sar0
Contextual Info: USER’S MANUAL CHAPTER 4 DIRECT MEMORY ACCESS 4.1 INTRODUCTION This chapter describes the Direct Memory Access DMA channels of the Z80185/195: their characteristics, operation, and programming. 4.2 DMA OVERVIEW The Z80185 includes a two-channel DMA (Direct Memory
|
Original
|
z80185/195z8018520-bitum971800200+2sar01sar0
|
PDF
|
VL82C37A-08PC
Abstract: VL82C37A DR 6236 Pin Details of bus controller IC 8282 vl82c3
Contextual Info: V L S I T e c h n o lo g y , in c . VL82C37A CMOS DIRECT MEMORY ACCESS DMA CONTROLLER FEATURES DESCRIPTION • Low-power CMOS version of popular 8237A DMA controller The VL82C37A Direct Memory Access (DMA) Controller serves as a peripheral interface circuit for microprocessor
|
OCR Scan
|
vl82c37avl82c37a-08vl82c37a-08pcdr 6236+2pin details of bus controller ic 8282vl82c3
|
PDF
|
Scatter-Gather direct memory access SG-DMA
Abstract: memory access (DMA) controller Scatter-Gather CRC-32 QII55003-7 constructs
Contextual Info: 5. Scatter-Gather DMA Controller Core QII55003-7.1.0 Core Overview The Scatter-Gather direct memory access SG-DMA controller core implements high-speed data transfer between two devices. The SG-DMA core can be used to transfer data from: • ■ ■ memory to memory
|
Original
|
qii55003-7scatter-gather direct memory access sg-dmamemory access (dma) controllerscatter-gather+2crc-32constructs
|
PDF
|
SPRU375
Abstract: TMS320C5000 TMS320VC5501 TMS320VC5502 TMS320VC5501 dma config
Contextual Info: TMS320VC5501/5502 DSP Direct Memory Access DMA Controller Reference Guide Literature Number: SPRU613G March 2005 Preface Read This First About This Manual This manual describes the features and operation of the direct memory access (DMA) controller that is available on the TMS320VC5501 and
|
Original
|
tms320vc5501/5502spru613gtms320vc5501tms320vc5502+5tms320c55xtmc55xtmspru375tms320c5000tms320vc5501 dma config
|
PDF
|
Z80SIO
Abstract: z80 mpu
Contextual Info: T O SH IB A TMPZ84C10A TM PZ84C10AP-6 / TM PZ84C10AM-6 /TMPZ84C10AT-6 CMOS-Z8O DMA : DIRECT MEMORY ACCESS CONTROLLER 1. GENERAL DESCRIPTION AND FEATURES TMPZ84C10A hereinafter referred to as DMA is th e CMOS Z80 DMA (Direct Memory Access Controller) which provides low power consum ing b u t pow erful and
|
OCR Scan
|
tmpz84c10apz84c10ap-6pz84c10am-6/tmpz84c10at-6+3mpuz80-164z80sioz80 mpu
|
PDF
|
dma controller
Abstract: ADPS-21061 ADSP-21060 reference manual DATASHEET OF DMA ADSP21060 ADSP-21060 ADSP21061 ADSP-21061 ADSP21062 ADSP-21062
Contextual Info: DMA 6.1 6 OVERVIEW Direct Memory Access DMA provides a mechanism for transferring an entire block of data. The ADSP-2106x’s on-chip DMA controller relieves the core processor of the burden of moving data between internal memory and an external data source or external memory. The
|
Original
|
adsp-2106xdma controlleradps-21061adsp-21060 reference manual+7datasheet of dmaadsp21060adsp-21060adsp21061adsp-21061adsp21062adsp-21062
|
PDF
|
1271A0
Abstract: M68300 MC68340 MC68341 STR 6622 AS68K
Contextual Info: SECTION 6 DMA CONTROLLER MODULE The direct memory access DMA controller module provides for high-speed transfer capability to/from an external peripheral or for memory-to-memory data transfer. The DMA module, shown in Figure 6-1, provides two channels that allow byte, word, or long-word
|
OCR Scan
|
32-bitd15-d0m68300mc68341+4as68k1271a0mc68340str 6622
|
PDF
|
DSP56300
Abstract: CDP 8163
Contextual Info: 8 DMA CONTROLLER The Direct Memory Access DMA Controller is an on-chip device that permits data transfers between internal/external memory and/or internal/external I/O in any combination, without intervention of the program. Due to dedicated DMA address and
|
Original
|
dsp56300cdp 8163 |
PDF
|
SIM49
Abstract: S4 78A 1271A0 M68000 M68300 MC68349
Contextual Info: SECTION 7 DMA CONTROLLER MODULE The direct memory access DMA controller module provides for high-speed transfer capability to/from an external peripheral or for memory-to-memory data transfer. The DMA module, shown in Figure 7-1, provides two channels that allow byte, word, or long-word
|
OCR Scan
|
32-bitmc68349sim49s4 78a+31271a0m68000m68300
|
PDF
|
PA3029
Abstract: D71037 6265a nec v30 HPD70108 HPD71037 HPD71082 JJPD71037 PD71037 D 71086
Contextual Info: NEC JJPD71037 Direct Memory Access DMA Controller NEC Electronics Inc. Description The |iPD71037 is a direct memory access (DMA) control ler that provides high-speed data transfers between peripheral devices and memory fo r microprocessor sys tems. It is faster and draws less power than its predeces
|
OCR Scan
|
upd71037pd71037cz-10ipd7103764k-byte+15ftpd71037ffpd7103783vb-6s23bppd7103783v8-6518bpd71037pa3029d710376265anec v30hpd70108hpd71037hpd71082jjpd71037d 71086
|
PDF
|
M68000
Abstract: MC68340 SIM40
Contextual Info: SECTION 6 DMA CONTROLLER MODULE The direct memory access DMA controller module provides for high-speed transfer capability to/from an external peripheral or for memory-to-memory data transfer. The DMA module, shown in Figure 6-1, provides two channels that allow byte, word, or long-word
|
OCR Scan
|
32-bit16-bitmc68340m68000+1sim40
|
PDF
|
STM8L
Abstract: rm0031 PWM example sTM8l STM8L162 adc dma her nv stm8l dma AN3117 STM8 spi programming manual STM8L CPU programming manual TIM5
Contextual Info: AN3117 Application note Using the STM8L15x/STM8L162 DMA controller Introduction This application note describes how to use the direct memory access DMA controller of the STM8L15x and STM8L162. The DMA controller, the STM8 core, and the memory system contribute to provide a high
|
Original
|
an3117stm8l15x/stm8l162stm8l15xstm8l162+8rm0031stm8lpwm example stm8ladc dma her nvstm8l dmastm8 spi programming manualstm8l cpu programming manualtim5
|
PDF
|
PC 1498H
Abstract: 1444H A6779 1484H PAR64 REQ64
Contextual Info: DMA Controller Unit 19 This chapter describes the integrated Direct Memory Access DMA Controller Unit. The operation modes, setup, external interface, and implementation of the DMA Controller are detailed in this chapter. 19.1 Overview The DMA Controller provides low-latency, high-throughput data transfer capability. The DMA
|
Original
|
32-bit64-bitpc 1498h1444h+4a67791484hpar64req64
|
PDF
|
vhdl code for 4 channel dma controller
Abstract: DS472 vhdl code dma controller dma spartan 3
Contextual Info: OPB Central DMA Controller DS472 December 1, 2005 Product Specification Introduction LogiCORE Facts The OPB Central DMA Controller provides simple Direct Memory Access DMA services for peripherals and memory devices on the OPB bus. The controller moves a programmable quantity of data from a source address to a
|
Original
|
ds472vhdl code for 4 channel dma controllervhdl code dma controllerdma spartan 3 |
PDF
|
|
|
TMS320C5000
Abstract: TMS320C5000 structure TMS320C54x, instruction set C5000 SPRU131 SPRU302
Contextual Info: Application Report SPRA641 - March 2000 TMS320C5000 DMA Applications Ramesh A. Iyer DSP West Applications ABSTRACT A Direct Memory Access DMA controller is available on select members of the TMS320C5000 family of digital signal processors (DSPs). The DMA controller is used to
|
Original
|
spra641tms320c5000tms320c5000 structuretms320c54x, instruction set+3c5000spru131spru302
|
PDF
|
adc dma her nv
Abstract: PWM example sTM8l STM8 CPU programming manual STM8L STM8l one pulse mode stm8l dma AN3117 RM0031 STM8L CPU programming manual STM8L spi
Contextual Info: AN3117 Application note Using the STM8L15x DMA controller Introduction This application note describes how to use the STM8L15x direct memory access DMA controller. The DMA controller, the STM8 core, and the memory system contribute to provide a high data bandwidth and to develop very-low latency response time software.
|
Original
|
an3117stm8l15xrm0031adc dma her nv+7pwm example stm8lstm8 cpu programming manualstm8lstm8l one pulse modestm8l dmastm8l cpu programming manualstm8l spi
|
PDF
|
TMS320C5000
Abstract: TMS320C5000 structure C5000 SPRU131 SPRU302
Contextual Info: Application Report SPRA641 - March 2000 TMS320C5000 DMA Applications Ramesh A. Iyer DSP West Applications ABSTRACT A Direct Memory Access DMA controller is available on select members of the TMS320C5000 family of digital signal processors (DSPs). The DMA controller is used to
|
Original
|
spra641tms320c5000tms320c5000 structurec5000+2spru131spru302
|
PDF
|
ADSP-2185 bootloader
Abstract: Linker & Utilities Manual for ADSP-218x & ADSP-219x Family DSPs ADSP-2181 ADSP-2183 ADSP-2184 ADSP-2184L ADSP-2187L ADSP-2188 ADSP-2188M ADSP-2189
Contextual Info: 9 DMA PORTS Figure 9-0. Table 9-0. Listing 9-0. Overview The ADSP-218x processors include the following DMA interfaces: • Byte Memory Space and Byte Memory DMA BDMA — The byte memory space can address up to 4M bytes. The BDMA interface supports booting from and runtime access to inexpensive 8-bit
|
Original
|
adsp-218x16-bitadsp-2185 bootloaderlinker & utilities manual for adsp-218x & adsp-219x family dsps+8adsp-2181adsp-2183adsp-2184adsp-2184ladsp-2187ladsp-2188adsp-2188madsp-2189
|
PDF
|
|
Contextual Info: LatticeMico DMA Controller The LatticeMico DMA controller is a direct memory access controller that provides a master read port, a master write port, and one slave port to control data transmission. Version This document describes the 3.3 version of the LatticeMico DMA controller.
|
Original
|
|
PDF
|
AT91M40400
Contextual Info: Software DMA Implementation Introduction A DMA Direct Memory Access Controller allows fast data transfers between memories without using the CPU. The transfer is activated by an external event. The control signals and the address and data buses are managed by the DMA controller.
|
Original
|
at91m40400 |
PDF
|
Software DMA Implementation
Abstract: atmel at91 series AT91M40400
Contextual Info: Software DMA Implementation Introduction A DMA Direct Memory Access Controller allows fast data transfers between memories without using the CPU. The transfer is activated by an external event. The control signals and the address and data buses are managed by the DMA controller.
|
Original
|
at91m4040010/98/xmsoftware dma implementationatmel at91 series |
PDF
|
16-BYTE
Abstract: MCF5307
Contextual Info: MCF5307 DIRECT MEMORY ACCESS CONTROLLER 5307 DMA Motorola ColdFire 1- 1 MCF5307 DMA CONTROLLER MODULE KEY FEATURES: • FOUR FULLY INDEPENDENT DMA CHANNELS Two w/ external request pins • SINGLE AND DUAL ADDRESS TRANSFER OPERATION • 16-BYTE HOLDING BUFFER SIZE
|
Original
|
mcf530716-byte128-bit16-bit+164kbytes
|
PDF
|
intel 8237A DMA Controller
Abstract: 000D 008B 0X0083
Contextual Info: Application Note 029 Programming DMA on PC/XT/AT Computers T. Hayles and D. Potter Introduction Direct Memory Access DMA is a useful and powerful mechanism for transferring data in data acquisition and control applications. A personal computer equipped with a DMA controller can
|
Original
|
16-bitintel 8237a dma controller000d008b+10x0083
|
PDF
|
TSC695
Contextual Info: Active Errata List • DMA Access Request During Processor LOCK Accesses • BUSRDY* and Waitstates on Exchange Memory Area Errata History Product Release Errata List All lot numbers 1, 2 Errata Description 1. DMA Access Request During Processor LOCK Accesses
|
Original
|
4280ctsc695 |
PDF
|