MAX9325EGI Search Results

MAX9325EGI Datasheets (1)

Filter by Manufacturer

Maxim Integrated Products

Part	ECAD Model	Manufacturer	Description	Datasheet Type	PDF	PDF Size	Page count
MAX9325EGI		Maxim Integrated Products	+2.375 V to +3.8 V, 2:8 differential LVPECL/LVECL/HSTL clock and data driver	Original	PDF	742.89KB	12

MAX9325EGI Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
MAX9325 Abstract: MAX9325EGI MAX9325EQI MC100LVE310 Contextual Info: 19-2511; Rev 2; 10/02 2:8 Differential LVPECL/LVECL/HSTL Clock and Data Driver Features The MAX9325 low-skew, 2:8 differential driver features extremely low output-to-output skew 50ps max and part-to-part skew (225ps max). These features make the device ideal for clock and data distribution across a	Original	max9325 225ps 300mv 700mhz +3max9325egi max9325eqi mc100lve310	PDF
Contextual Info: 19-2511; Rev 3; 11/04 2:8 Differential LVPECL/LVECL/HSTL Clock and Data Driver Features The MAX9325 low-skew, 2:8 differential driver features extremely low output-to-output skew 50ps max and part-to-part skew (225ps max). These features make the device ideal for clock and data distribution across a	Original	max9325 225ps	PDF
MAX9325EGI Abstract: MAX9325 MAX9325EQI MC100LVE310 Contextual Info: 19-2511; Rev 3; 11/04 2:8 Differential LVPECL/LVECL/HSTL Clock and Data Driver Features The MAX9325 low-skew, 2:8 differential driver features extremely low output-to-output skew 50ps max and part-to-part skew (225ps max). These features make the device ideal for clock and data distribution across a	Original	max9325 225ps max9325egi max9325eqi +1mc100lve310	PDF
MAX9325EGI Abstract: MAX9325 MAX9325EQI MC100LVE310 Contextual Info: 19-2511; Rev 1; 7/02 2:8 Differential LVPECL/LVECL/HSTL Clock and Data Driver Features ♦ 50ps max Output-to-Output Skew ♦ 1.5psRMS (max) Random Jitter ♦ Guaranteed 300mV Differential Output at 700MHz ♦ +2.375V to +3.8V Supplies for Differential HSTL/LVPECL	Original	300mv 700mhz max9325 375l/lvecl/hstl +3max9325egi max9325eqi mc100lve310	PDF
Contextual Info: 19-2511; Rev 0; 7/02 2:8 Differential LVPECL/LVECL/HSTL Clock and Data Driver Features ♦ 50ps max Output-to-Output Skew ♦ 1.5psRMS (max) Random Jitter ♦ Guaranteed 300mV Differential Output at 700MHz ♦ +2.375V to +3.8V Supplies for Differential HSTL/LVPECL	Original	max9325 225ps	PDF