Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    MAX9233 Search Results

    MAX9233 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Contextual Info: 19-3861; Rev 1; 12/07 KIT ATION EVALU E L B A IL AVA 22-Bit, Low-Power, 5MHz to 10MHz Serializer and Deserializer Chipsets Features The MAX9223/MAX9224 serializer/deserializer chipsets reduce wiring by serializing 22 bits onto a single differential pair. 22 bits are serialized in each cycle of the parallel input clock resulting in a 110Mbps to 220Mbps net


    Original
    22-bit10mhzmax9223/max9224110mbps+3220mbpsmax922318-bit PDF

    MAX9223

    Abstract: MAX9223ETI MAX9224 MAX9224ETI 28 TQFN-EP max9233
    Contextual Info: 19-3861; Rev 1; 12/07 KIT ATION EVALU LE B A IL A AV 22-Bit, Low-Power, 5MHz to 10MHz Serializer and Deserializer Chipsets The MAX9223/MAX9224 serializer/deserializer chipsets reduce wiring by serializing 22 bits onto a single differential pair. 22 bits are serialized in each cycle of the parallel input clock resulting in a 110Mbps to 220Mbps net


    Original
    22-bit10mhzmax9223/max9224110mbps+9220mbpsmax922318-bitmax922zermax9223etimax9224max9224eti28 tqfn-epmax9233 PDF

    MAX9223

    Abstract: MAX9223ETI MAX9224 MAX9224ETI MAX9233
    Contextual Info: 19-3861; Rev 0; 10/05 22-Bit, Low-Power, 5MHz to 10MHz Serializer and Deserializer Chipsets The MAX9223/MAX9224 serializer/deserializer chipsets reduce wiring by serializing 22 bits onto a single differential pair. 22 bits are serialized in each cycle of the parallel input clock resulting in a 110Mbps to 220Mbps net


    Original
    22-bit10mhzmax9223/max9224110mbps+7220mbpsmax922318-bitmax9223etimax9224max9224etimax9233 PDF

    MAX9223

    Abstract: MAX9223ETI MAX9224 MAX9224ETI MAX9233 DOUT16
    Contextual Info: 19-3861; Rev 1; 12/07 KIT ATION EVALU E L B A IL AVA 22-Bit, Low-Power, 5MHz to 10MHz Serializer and Deserializer Chipsets The MAX9223/MAX9224 serializer/deserializer chipsets reduce wiring by serializing 22 bits onto a single differential pair. 22 bits are serialized in each cycle of the parallel input clock resulting in a 110Mbps to 220Mbps net


    Original
    22-bit10mhzmax9223/max9224110mbps+9220mbpsmax922318-bitmax9223/zermax9223etimax9224max9224etimax9233dout16 PDF