M74AS1832P Search Results
M74AS1832P Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: DESCRIPTION The M 7 4A S 1 832 P is a sem iconductor integrated circuit PIN CONFIGURATION TOP VIEW consisting of six 2-input positive-logic O R buffer gates, IN P U T 5 B —•[ 7 OUTPUT 6 Y — |T usable as n e g ative-log ic A N D buffer gates. f 6a^GE |
OCR Scan |
M74AS1832P |