LVDS 40 PIN PINOUT Search Results
LVDS 40 PIN PINOUT Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
CS-DSDMDB09MF-002.5 |
![]() |
Amphenol CS-DSDMDB09MF-002.5 9-Pin (DB9) Deluxe D-Sub Cable - Copper Shielded - Male / Female 2.5ft | |||
CS-DSDMDB09MM-025 |
![]() |
Amphenol CS-DSDMDB09MM-025 9-Pin (DB9) Deluxe D-Sub Cable - Copper Shielded - Male / Male 25ft | |||
CS-DSDMDB15MM-005 |
![]() |
Amphenol CS-DSDMDB15MM-005 15-Pin (DB15) Deluxe D-Sub Cable - Copper Shielded - Male / Male 5ft | |||
CS-DSDMDB25MF-50 |
![]() |
Amphenol CS-DSDMDB25MF-50 25-Pin (DB25) Deluxe D-Sub Cable - Copper Shielded - Male / Female 50ft | |||
CS-DSDMDB37MF-015 |
![]() |
Amphenol CS-DSDMDB37MF-015 37-Pin (DB37) Deluxe D-Sub Cable - Copper Shielded - Male / Female 15ft |
LVDS 40 PIN PINOUT Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
SLLS526
Abstract: SN65LVDS1021DB SN65LVDS1212 SN65LVDS1212DB SN65LVDS1021
|
Original |
SN65LVDS1021/SN65LVDS1212 SLLS526 DS92LV1021/DS92LV1212 28-Pin SN65LVDS1021 SLLS526 SN65LVDS1021DB SN65LVDS1212 SN65LVDS1212DB SN65LVDS1021 | |
SLLS526AContextual Info: SN65LV1021/SN65LV1212 10 MHz TO 40 MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS526A – FEBRUARY 2002 – REVISED APRIL 2002 D D D D 100–400 Mbps Serial LVDS Data Payload Bandwidth at 10 MHz to 40 MHz System Clock Pin-Compatible Superset of NSM DS92LV1021/DS92LV1212 |
Original |
SN65LV1021/SN65LV1212 SLLS526A DS92LV1021/DS92LV1212 SN65LV1021 28-Pin SN65LV1212 SLLS526A | |
serializer guide
Abstract: SLLS526E 8208 ns
|
Original |
SN65LV1021/SN65LV1212 10-MHz 40-MHz, SLLS526E 100-Mbps 400-Mbps 40-MHz DS92LV1021/DS92LV1212 SN65LV1021 serializer guide SLLS526E 8208 ns | |
40mhz receiver circuitContextual Info: SN65LV1021/SN65LV1212 10-MHz TO 40-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS526F – FEBRUARY 2002 – REVISED NOVEMBER 2002 D D D D 100-Mbps to 400-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz to 40-MHz System Clock Pin-Compatible Superset of NSM DS92LV1021/DS92LV1212 |
Original |
SN65LV1021/SN65LV1212 10-MHz 40-MHz, SLLS526F 100-Mbps 400-Mbps 40-MHz DS92LV1021/DS92LV1212 SN65LV1021 40mhz receiver circuit | |
Contextual Info: SN65LV1021/SN65LV1212 10-MHz TO 40-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS526D – FEBRUARY 2002 – REVISED AUGUST 2002 D D D D 100-Mbps to 400-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz to 40-MHz System Clock Pin-Compatible Superset of NSM DS92LV1021/DS92LV1212 |
Original |
SN65LV1021/SN65LV1212 10-MHz 40-MHz, SLLS526D 100-Mbps 400-Mbps 40-MHz DS92LV1021/DS92LV1212 SN65LV1021 | |
SLLS526CContextual Info: SN65LV1021/SN65LV1212† 10 MHz TO 40 MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS526C – FEBRUARY 2002 – REVISED MAY 2002 D D D D 100–400 Mbps Serial LVDS Data Payload Bandwidth at 10 MHz to 40 MHz System Clock Pin-Compatible Superset of NSM DS92LV1021/DS92LV1212 |
Original |
SN65LV1021/SN65LV1212 SLLS526C DS92LV1021/DS92LV1212 SN65LV1021 28-Pin SN65LV1212 SLLS526C | |
lvds 40 pin pinout
Abstract: MO-150 SN65LV1021 SN65LV1021DB SN65LV1212 SN65LV1212DB SN65LVDS1021 SN65LVDS1212 SLLS526F
|
Original |
SN65LV1021/SN65LV1212 10-MHz 40-MHz, SLLS526F 100-Mbps 400-Mbps 40-MHz DS92LV1021/DS92LV1212 28-Pin lvds 40 pin pinout MO-150 SN65LV1021 SN65LV1021DB SN65LV1212 SN65LV1212DB SN65LVDS1021 SN65LVDS1212 SLLS526F | |
MO-150
Abstract: SN65LV1021 SN65LV1021DB SN65LV1212 SN65LV1212DB SN65LVDS1021 SN65LVDS1212
|
Original |
SN65LV1021/SN65LV1212 10-MHz 40-MHz, SLLS526F 100-Mbps 400-Mbps 40-MHz DS92LV1021/DS92LV1212 28-Pin MO-150 SN65LV1021 SN65LV1021DB SN65LV1212 SN65LV1212DB SN65LVDS1021 SN65LVDS1212 | |
MO-150
Abstract: SN65LV1021 SN65LV1021DB SN65LV1212 SN65LV1212DB SN65LVDS1021 SN65LVDS1212 SLLS526B
|
Original |
SN65LV1021/SN65LV1212 SLLS526B DS92LV1021/DS92LV1212 28-Pin SN65LV1021 MO-150 SN65LV1021 SN65LV1021DB SN65LV1212 SN65LV1212DB SN65LVDS1021 SN65LVDS1212 SLLS526B | |
Contextual Info: SN65LV1021/SN65LV1212 10-MHz TO 40-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS526F – FEBRUARY 2002 – REVISED NOVEMBER 2002 D D D D 100-Mbps to 400-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz to 40-MHz System Clock Pin-Compatible Superset of NSM DS92LV1021/DS92LV1212 |
Original |
SN65LV1021/SN65LV1212 10-MHz 40-MHz, SLLS526F 100-Mbps 400-Mbps 40-MHz DS92LV1021/DS92LV1212 SN65LV1021 | |
10-bit-serdes
Abstract: MO-150 SN65LV1021 SN65LV1021DB SN65LV1212 SN65LV1212DB SN65LVDS1021 SN65LVDS1212
|
Original |
SN65LV1021/SN65LV1212 10-MHz 40-MHz, SLLS526F 100-Mbps 400-Mbps 40-MHz DS92LV1021/DS92LV1212 28-Pin 10-bit-serdes MO-150 SN65LV1021 SN65LV1021DB SN65LV1212 SN65LV1212DB SN65LVDS1021 SN65LVDS1212 | |
SLLS526DContextual Info: SN65LV1021/SN65LV1212 10-MHz TO 40-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER SLLS526D – FEBRUARY 2002 – REVISED AUGUST 2002 D D D D 100-Mbps to 400-Mbps Serial LVDS Data Payload Bandwidth at 10-MHz to 40-MHz System Clock Pin-Compatible Superset of NSM DS92LV1021/DS92LV1212 |
Original |
SN65LV1021/SN65LV1212 10-MHz 40-MHz, SLLS526D 100-Mbps 400-Mbps 40-MHz DS92LV1021/DS92LV1212 SN65LV1021 SLLS526D | |
LZ 02
Abstract: MO-150 SN65LV1021 SN65LV1021DB SN65LV1212 SN65LV1212DB SN65LVDS1021 SN65LVDS1212
|
Original |
SN65LV1021/SN65LV1212 10-MHz 40-MHz, SLLS526F 100-Mbps 400-Mbps 40-MHz DS92LV1021/DS92LV1212 28-Pin LZ 02 MO-150 SN65LV1021 SN65LV1021DB SN65LV1212 SN65LV1212DB SN65LVDS1021 SN65LVDS1212 | |
MAX9123ESEContextual Info: 19-1927; Rev 0; 2/01 Quad LVDS Line Driver with Flow-Through Pinout The MAX9123 operates from a single +3.3V supply and is specified for operation from -40°C to +85°C. It is available in 16-pin TSSOP and SO packages. Refer to the MAX9121/ MAX9122* data sheet for quad LVDS line receivers with |
Original |
MAX9123 800Mbps 400MHz) MAX9123 MAX9123ESE | |
|
|||
Contextual Info: 19-2829; Rev 1; 7/03 Anything-to-LVDS Dual 2 x 2 Crosspoint Switches Ordering Information TEMP RANGE PIN-PACKAGE MAX9390EHJ PART -40°C to +85°C 32 TQFP MAX9390ETJ* -40°C to +85°C 32 Thin QFN MAX9391EHJ -40°C to +85°C 32 TQFP MAX9391ETJ* -40°C to +85°C |
Original |
MAX9390EHJ MAX9390ETJ* MAX9391EHJ MAX9391ETJ* TIA/EIA-644 MAX9390/MAX9391 32-pin 5x5x01 MAX9390/MAX9391 | |
DS90LV047A
Abstract: MAX9122 MAX9123 MAX9178 MAX9178ETE MAX9178EUE
|
Original |
MAX9178 16-pin DS90LV047A MAX9123 400Mbps 250ps TIA/EIA-644 MAX9178 MAX9122 MAX9123 MAX9178ETE MAX9178EUE | |
MAX9179ETE
Abstract: MAX9179EUE DS90LV048A IN47 MAX9121 MAX9179
|
Original |
400Mbps MAX9179 16-pin MAX9121 DS90LV048A IEC61000-4-2 100mV TIA/EIA-644 MAX9179 MAX9179ETE MAX9179EUE DS90LV048A IN47 | |
LVPECL multidrop
Abstract: LVDS 31 pin DS08MB200 DS08MB200TSQ DS08MB200TSQX AN1194 lvds switch
|
Original |
DS08MB200 DS08MB200 CSP-9-111S2) LVPECL multidrop LVDS 31 pin DS08MB200TSQ DS08MB200TSQX AN1194 lvds switch | |
lvds buffer
Abstract: DS15MB200 DS15MB200TSQ DS15MB200TSQX AN-1187 AN-1194
|
Original |
DS15MB200 DS15MB200 CSP-9-111S2) CSP-9-111S2. lvds buffer DS15MB200TSQ DS15MB200TSQX AN-1187 AN-1194 | |
Contextual Info: DS15MB200 Dual 1.5 Gbps 1:2/2:1 LVDS Mux/Buffer with Pre-emphasis General Description Features The DS15MB200 is a dual-port 1 to 2 repeater/buffer and 2 to 1 multiplexer. High-speed data paths and flow-through pinout minimize internal device jitter and simplify board layout, while pre-emphasis overcomes ISI jitter effects from |
Original |
DS15MB200 | |
lvds buffer
Abstract: DS15MB200TSQ DS15MB200TSQX AN-1187 AN-1194 DS15MB200
|
Original |
DS15MB200 DS15MB200 CSP-9-111S2) CSP-9-111S2. lvds buffer DS15MB200TSQ DS15MB200TSQX AN-1187 AN-1194 | |
DS2013
Abstract: lvds 44 pin AN-1187 AN1194 AN-1313 SCAN15MB200 SCAN15MB200TSQ SCAN15MB200TSQX
|
Original |
SCAN15MB200 SCAN15MB200 CSP-9-111S2) CSP-9-111S2. DS2013 lvds 44 pin AN-1187 AN1194 AN-1313 SCAN15MB200TSQ SCAN15MB200TSQX | |
AN-1194
Abstract: DS08MB200 DS08MB200TSQ DS08MB200TSQX
|
Original |
DS08MB200 DS08MB200 100istered AN-1194 DS08MB200TSQ DS08MB200TSQX | |
Contextual Info: SCAN15MB200 Dual 1.5 Gbps 1:2/2:1 LVDS Mux/Buffer with Pre-emphasis and IEEE 1149.6 General Description Features The SCAN15MB200 is a dual-port 1 to 2 repeater/buffer and 2 to 1 multiplexer. High-speed data paths and flow-through pinout minimize internal device jitter and simplify board layout, while pre-emphasis overcomes ISI jitter effects from |
Original |
SCAN15MB200 |