LVCH2574A Search Results
LVCH2574A Price and Stock
Nexperia 74LVCH2574ADBBus Driver, LVC/LCX/Z Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20 |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
74LVCH2574ADB | 11,643 |
|
Get Quote | |||||||
Nexperia 74LVCH2574APWBus Driver, LVC/LCX/Z Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20 |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
74LVCH2574APW | 7,495 |
|
Get Quote | |||||||
LVCH2574A Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
LVCH2574AContextual Info: LVCH2574A 3.3V CMOS OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP EXTENDED COMMERCIAL TEMPERATURE RANGE 3.3V CMOS OCTAL EDGETRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD FEATURES: LVCH2574A outputs designed specifically for driving highly capacitive or relatively lowimpedance loads. The LVCH2574A is particularly suitable for implementing |
Original |
idt74lvch2574alvch2574amil-std-883200pf+5 | |
LVCH2574AContextual Info: LVCH2574A 3.3V CMOS OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP EXTENDED COMMERCIAL TEMPERATURE RANGE 3.3V CMOS OCTAL EDGETRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD FEATURES: LVCH2574A ADVANCE INFORMATION outputs designed specifically for driving highly capacitive or relatively lowimpedance loads. The LVCH2574A is particularly suitable for implementing |
Original |
idt74lvch2574alvch2574amil-std-883200pf+1 | |
Structure of D flip-flop
Abstract: LVCH2574A
|
Original |
idt74lvch2574alvch2574amil-std-883200pf+2 | |
|
Contextual Info: LVCH2574A 3.3V CMOS OCTAL ADVANCE EDGE-TRIGGERED D-TYPE INFORMATION FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD capacitive or relatively low-impedance loads. The LVCH2574A is particularly suitable for implementing buffer registers, inputoutput I/O ports, bidirectional bus drivers, and working regis |
OCR Scan |
idt74lvch2574alvch2574a | |
|
Contextual Info: LVCH2574A 3.3V CMOS OCTAL ADVANCE EDGE-TRIGGERED D-TYPE INFORMATION FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD capacitive or relatively low-impedance loads. The LVCH2574A is particularly suitable for implementing buffer registers, inputoutput I/O ports, bidirectional bus drivers, and working regis |
OCR Scan |
idt74lvch2574amil-std-883200pf635mm+1 | |
LVCH2574AContextual Info: LVCH2574A 3.3V CMOS OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP EXTENDED COMMERCIAL TEMPERATURE RANGE 3.3V CMOS OCTAL EDGETRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD FEATURES: LVCH2574A outputs designed specifically for driving highly capacitive or relatively lowimpedance loads. The LVCH2574A is particularly suitable for implementing |
Original |
idt74lvch2574alvch2574amil-std-883200pf+1 | |
|
Contextual Info: LVCH2574A 3.3V CMOS OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP EXTENDED COMMERCIAL TEMPERATURE RANGE 3.3V CMOS OCTAL EDGETRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD FEATURES: LVCH2574A ADVANCE INFORMATION outputs designed specifically for driving highly capacitive or relatively lowimpedance loads. The LVCH2574A is particularly suitable for implementing |
Original |
idt74lvch2574amil-std-883200pf635mm+1 | |
74LVC05
Abstract: 7400 datasheet 2-input nand gate 74LVC05A LVC1G04 transistor x1 pv 25 inverter board design pv 74ALVC1G04 74ALVCH244 7400 nand gate series 74ALVC1G14
|
Original |
32-bitcompatibilit-785074lvc057400 datasheet 2-input nand gate+8 | |
|
Contextual Info: 3.3V CMOS OCTAL EDGETRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD FEATURES: - 0.5 MICRON CMOS Technology - ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model C = 200pF, R = 0 - 1,27mm pitch SOIC, 0.65mm pitch SSO P, |
OCR Scan |
mil-std-883200pf635mmidt74lvch2574a+2 | |
LVCH2574AContextual Info: 3.3V CMOS OCTAL EDGETRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD FEATURES: - 0.5 MICRON CMOS Technology - ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model C = 200pF, R = 0 - 1,27mm pitch SOIC, 0.65mm pitch SSO P, |
OCR Scan |
idt74lvch2574amil-std-883200pf635mm+6 | |
74LVCH2574A
Abstract: LVCH2574A
|
OCR Scan |
74lvc2574a74lvch2574alvch2574a74lvc | |
|
Contextual Info: Philips Semiconductors Preliminary Specification Octal D-type flip-flop; positive-edge trigger with 5-volt tolerant inputs/outputs; damping resistor; 3-state FEATURES • • • • • • • • • • • 5-Volt tolerant inputs/outputs, for interfacing with 5-volt logic. |
OCR Scan |
74lvc2574a74lvch2574alvch2574a21------------------------fig | |
u574Contextual Info: Philips Semiconductors Preliminary Specification Octal D-type flip-flop; positive-edge trigger with 5-volt tolerant inputs/outputs; damping resistor; 3-state FEATURES • 5-Volt tolerant inputs/outputs, for interfacing with 5-volt logic. • Wide supply voltage range of |
OCR Scan |
74lvc2574a74lvch2574alvch2574a74lvc+1 |