LVC16841A Search Results
LVC16841A Price and Stock
Integrated Device Technology Inc 74ALVC16841APABus Driver, ALVC/VCX/A Series, 2-Func, 10-Bit, True Output, CMOS, PDSO56 |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
74ALVC16841APA | 1,885 | 1 |
|
Buy Now | ||||||
LVC16841A Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: 3.3V CMOS 20-BIT TRANSPARENT LATCH WITH 3STATE OUTPUTS, 5 VOLT TOLERANT I/O FEATURES: - DESCRIPTION: Typical tsK o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) 0.635mm pitch SSOP, 0.50mm pitch TSSOP |
OCR Scan |
20-bit250psmil-std-883200pf+3 | |
IDT74LVC16841A
Abstract: LVC16841A LVCH16841A SO56-2
|
Original |
idt74lvc16841a20-bit250psmil-std-883+6 | |
74LVC05
Abstract: 7400 datasheet 2-input nand gate 74LVC05A LVC1G04 transistor x1 pv 25 inverter board design pv 74ALVC1G04 74ALVCH244 7400 nand gate series 74ALVC1G14
|
Original |
32-bitcompatibilit-785074lvc057400 datasheet 2-input nand gate+8 | |
|
Contextual Info: 3.3V CMOS LOW VOLTAGE 20-BIT TRANSPARENT LATCH WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O FEATURES: - Typical tsK o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) 0.635mm pitch SSOP, 0.50mm pitch TSSOP |
OCR Scan |
20-bit250psmil-std-883200pf+3 | |
1D10
Abstract: IDT74LVC16841A LVC16841A
|
Original |
idt74lvc16841a20-bit250psmil-std-883+3 | |
D2334Contextual Info: 3.3V CMOS LOW VOLTAGE 20-BIT TRANSPARENT LATCH WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O FEATURES: - Typical tsK o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) - 0.635mm pitch SSOP, 0.50mm pitch TSSOP |
OCR Scan |
20-bitvc16841a250psmil-std-883+7 | |
IDT74LVC16841A
Abstract: LVC16841A LVCH16841A SO56-2
|
Original |
idt74lvc16841a20-bit250psmil-std-883+6 | |
|
Contextual Info: 3.3V CMOS 20-BIT TRANSPARENT LATCH WITH 3STATE OUTPUTS, 5 VOLT TOLERANT I/O FEATURES: - DESCRIPTION: Typical tsK o (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) 0.635mm pitch SSOP, 0.50mm pitch TSSOP |
OCR Scan |
20-bit250psmil-std-883200pf+3 | |
|
Contextual Info: LVC16841A 3.3V CMOS LOW VOLTAGE 20-BIT TRANSPARENT LATCH INDUSTRIAL TEMPERATURE RANGE LVC16841A 3.3V CMOS LOW VOLTAGE 20-BIT TRANSPARENT LATCH WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O FEATURES: DESCRIPTION: • Typical tSK o (Output Skew) < 250ps |
Original |
idt74lvc16841a20-bit250psmil-std-883+2 | |
|
Contextual Info: LVC16841A 3.3V CMOS LOW VOLTAGE 20-BIT TRANSPARENT LATCH INDUSTRIAL TEMPERATURE RANGE 3.3V CMOS LOW VOLTAGE 20-BIT TRANSPARENT LATCH WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O FEATURES: LVC16841A DESCRIPTION: • Typical tSK o (Output Skew) < 250ps |
Original |
idt74lvc16841a20-bit250psmil-std-883+2 |