GP03
Abstract: GP01 GP02 LP5553
Contextual Info: Vlkl = 2.7 -4.8 V LP5553 ^A V S lj 1 |j H °IN > 2 0 |J F —m i l swi W—flwv 1st Slave Addr: N •H LDQ31 Regs I V CORE1 m ' Embedded Memory - tH r ^ O |j F L|j Regs I nrm 111! ^ DSP AVS Domain V04 /04 ^1 ENABLE RESETN PWROK ''CORE2 a iH Hardware Performance <
|
OCR Scan
|
lp5553-1--hld04gp03gp01+1gp02
|
PDF
|
prbs pattern generator using vhdl
Abstract: BUT16
Contextual Info: LatticeECP2/M Family Handbook HB1003 Version 04.9, April 2011 LatticeECP2/M Family Handbook Table of Contents April 2011 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
hb1003tn1113tn1149tn1102+8tn1103tn1105tn1107tn1108tn1109tn1124prbs pattern generator using vhdlbut16
|
PDF
|
QD004
Abstract: BUT16
Contextual Info: LatticeECP2/M Family Handbook HB1003 Version 03.5, February 2008 LatticeECP2/M Family Handbook Table of Contents February 2008 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
hb1003tn1124tn1108tn1113+4tn1105tn1104qd004but16
|
PDF
|
sgmii switch
Contextual Info: LatticeECP2/M Family Data Sheet DS1006 Version 03.5, November 2009 LatticeECP2/M Family Data Sheet Introduction June 2008 Data Sheet DS1006 Features Pre-Engineered Source Synchronous I/O • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
ds1006200mhz266mhzlfe2m50+5lfe2m70lfe2m100lfe2m20e/selfe2m35e/sesgmii switch
|
PDF
|
|
Contextual Info: LatticeECP2/M Family Data Sheet DS1006 Version 03.0, February 2008 LatticeECP2/M Family Data Sheet Introduction August 2007 Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
ds1006200mhz266mhzlvcmos33d+31152-fpbgaecp2m70ecp2m100
|
PDF
|
IDT DATECODE MARKINGS
Abstract: 12/24 v dc-dc driver schematic F28-F29 CHN L30 pr77a LFE2M20E-5FN484C CHN 816 BUT16 diode din 4147 DIODE sm dda st r12 KS 21604 L21
Contextual Info: LatticeECP2/M Family Handbook HB1003 Version 04.3, March 2009 LatticeECP2/M Family Handbook Table of Contents March 2009 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
hb1003tn1104tn1108tn1124+14tn1162tn1102tn1107tn1113idt datecode markings12/24 v dc-dc driver schematic f28-f29chn l30pr77alfe2m20e-5fn484cchn 816but16diode din 4147diode sm dda st r12ks 21604 l21
|
PDF
|
IDT DATECODE MARKINGS
Abstract: vhdl code for radix-4 fft B14 diode on semiconductor lfe2m35e7fn484c QD004 BUT16
Contextual Info: LatticeECP2/M Family Handbook HB1003 Version 04.6, May 2010 LatticeECP2/M Family Handbook Table of Contents May 2010 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
hb1003tn1103tn1105tn1106+9tn1113tn1124tn1149idt datecode markingsvhdl code for radix-4 fftb14 diode on semiconductorlfe2m35e7fn484cqd004but16
|
PDF
|
sgmii switch
Abstract: Pr83a
Contextual Info: LatticeECP2/M Family Data Sheet DS1006 Version 03.1, April 2008 LatticeECP2/M Family Data Sheet Introduction August 2007 Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
ds1006200mhz266mhz1152-fpbga+6ecp2m70ecp2m100lfe2m35484/672fpbgasgmii switchpr83a
|
PDF
|
equivalent bc 517
Abstract: c 4237 BUT16
Contextual Info: LatticeECP2/M Family Handbook HB1003 Version 04.2, January 2009 LatticeECP2/M Family Handbook Table of Contents January 2009 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
hb1003tn1113tn1124tn1103+6tn1104tn1108tn1162equivalent bc 517c 4237but16
|
PDF
|
sgmii specification ieee
Contextual Info: LatticeECP2/M Family Data Sheet DS1006 Version 03.8, April 2011 LatticeECP2/M Family Data Sheet Introduction July 2010 Data Sheet DS1006 Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
ds1006200mhz266mhzlfe2-12e/se+2lfe-20/sesgmii specification ieee
|
PDF
|
PL62A
Contextual Info: LatticeECP2/M Family Data Sheet DS1006 Version 04.1, September 2013 LatticeECP2/M Family Data Sheet Introduction July 2012 Data Sheet DS1006 Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
ds1006200mhz266mhzpl62a |
PDF
|
marvel phy 88e1111 reference design
Abstract: Marvell 88E1111 layout guide SMD SOT23 transistor MARK Y2 88E1111 AN8077 smd k24 CW-P423-156.25MHZ C4161 BLM41PG600SN1L smd diode u1j
Contextual Info: LatticeECP3 Serial Protocol Board – Revision D User’s Guide July 2010 Revision: EB44_01.3 Lattice Semiconductor LatticeECP3 Serial Protocol Board – Revision D User’s Guide Introduction The LatticeECP3 Serial Protocol Board referred to in this document as “SPB” allows designers to investigate and
|
Original
|
thcj-1vf1c104z50r-0402smtfc0402e50r0btbst16r-0603smt+141/10w133mhzccld-033-50-13310k-0402smtmarvel phy 88e1111 reference designmarvell 88e1111 layout guidesmd sot23 transistor mark y288e1111an8077smd k24cw-p423-156.25mhzc4161blm41pg600sn1lsmd diode u1j
|
PDF
|
8e1111
Abstract: PWR1014A VITA-57 Vishay to277 ASP-134486-01 VITA57 PWR1014 TO277 16TQC100M TO-277
Contextual Info: LatticeECP3 AMC Evaluation Board – Revision B User’s Guide September 2010 Revision: EB56_01.0 LatticeECP3 AMC Evaluation Board – Revision B User’s Guide Lattice Semiconductor Introduction The LatticeECP3 AMC Evaluation Board allows designers to investigate and experiment with the features of the
|
Original
|
r76c2dr85c2dr112c2dr121c2d+11r60c2d8e1111pwr1014avita-57vishay to277asp-134486-01vita57pwr1014to27716tqc100mto-277
|
PDF
|
sgmii switch
Abstract: pb95b LFE2M35se 16x4 sram LFE2-50E-6FN484I LFE2M50e pr82a LFE2M50 pin out PR42
Contextual Info: LatticeECP2/M Family Data Sheet DS1006 Version 03.9, January 2012 LatticeECP2/M Family Data Sheet Introduction January 2012 Data Sheet DS1006 Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
ds1006200mhz266mhz42wherever+11lfe2-12e/selfe-20/sesgmii switchpb95blfe2m35se16x4 sramlfe2-50e-6fn484ilfe2m50epr82alfe2m50 pin outpr42
|
PDF
|
|
|
TCO2111-245.76MHZ
Abstract: SMD SOT23 transistor MARK Y2 C4161 CW-P423-156.25MHZ smd sot23-3 W32 CMOS PLD Programming Hardware and Software Support 32K153-400L5 ROSENBERGER 32K153-400L5 ROHM capacitor 100nf 16v 1005 x7r CW-P423
Contextual Info: LatticeECP3 Serial Protocol Evaluation Board – Revision D User’s Guide September 2009 Revision: EB44_01.1 LatticeECP3 Serial Protocol Evaluation Board – Revision D User’s Guide Lattice Semiconductor Introduction The LatticeECP3 Serial Protocol Evaluation Board referred to in this document as “SPB” allows designers to
|
Original
|
decj-1vf1c104z50r-0402smtfc0402e50r0btbst16r-0603smt+141/10w133mhzccld-033-50-13310k-0402smttco2111-245.76mhzsmd sot23 transistor mark y2c4161cw-p423-156.25mhzsmd sot23-3 w32cmos pld programming hardware and software support32k153-400l5rosenberger 32k153-400l5rohm capacitor 100nf 16v 1005 x7rcw-p423
|
PDF
|
pj 48 diode
Abstract: BUT16 LD48
Contextual Info: LatticeECP2/M Family Handbook HB1003 Version 05.1, September 2011 LatticeECP2/M Family Handbook Table of Contents September 2011 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
hb1003tn1105tn1107tn1108+7tn1109tn1124tn1102tn1104pj 48 diodebut16ld48
|
PDF
|
grid tie inverter schematic
Abstract: LFE2-20E-6F256 QD004 BUT16
Contextual Info: LatticeECP2/M Family Handbook HB1003 Version 04.7, June 2010 LatticeECP2/M Family Handbook Table of Contents June 2010 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
hb1003tn1113tn1124tn1149+9tn1102tn1103tn1105tn1107tn1108grid tie inverter schematiclfe2-20e-6f256qd004but16
|
PDF
|
PR76A
Abstract: PR73A PR87A PR75A sgmii switch c 4242 PR77A PB76A lfe2m35e7fn484c
Contextual Info: LatticeECP2/M Family Data Sheet DS1006 Version 03.4, January 2009 LatticeECP2/M Family Data Sheet Introduction June 2008 Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
ds1006200mhz266mhz1152-fpbga+14ecp2m70ecp2m100lfe2m35484/672fpbgaecp2-70pr76apr73apr87apr75asgmii switchc 4242pr77apb76alfe2m35e7fn484c
|
PDF
|
LFE2M20E-5FN484C
Abstract: LFE2-20E-6F484I LFE2M50E-5FN484C LFE2-6E-5TN144I 10Gb CDR LFE2M50E-6FN484C ind cont eq 214 L PB58 226 35K capacitor datasheet CEI 23-50
Contextual Info: LatticeECP2/M Family Data Sheet DS1006 Version 03.3, August 2008 LatticeECP2/M Family Data Sheet Introduction June 2008 Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
ds1006200mhz266mhz1152-fpbga+15ecp2m70ecp2m100lfe2m35484/672fpbgaecp2-70lfe2m20e-5fn484clfe2-20e-6f484ilfe2m50e-5fn484clfe2-6e-5tn144i10gb cdrlfe2m50e-6fn484cind cont eq 214 lpb58226 35k capacitor datasheetcei 23-50
|
PDF
|
|
Contextual Info: LatticeECP2/M Family Data Sheet DS1006 Version 04.0, June 2013 LatticeECP2/M Family Data Sheet Introduction July 2012 Data Sheet DS1006 Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
ds1006200mhz266mhz |
PDF
|
lfe2m35se
Abstract: c 4161 10Gb Ethernet PCS Core CHN 816 PICMG 3.5 verilog code for GPS correlator chn 622 circuit drawing for PLC for reed 500 ton injection diode din 4147 h128 transistor datasheet
Contextual Info: LatticeECP2/M Family Handbook HB1003 Version 04.8, July 2010 LatticeECP2/M Family Handbook Table of Contents July 2010 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
hb1003tn1113tn1149tn1102+16tn1103tn1105tn1107tn1108tn1109tn1124lfe2m35sec 416110gb ethernet pcs corechn 816picmg 3.5verilog code for gps correlatorchn 622circuit drawing for plc for reed 500 ton injectiondiode din 4147h128 transistor datasheet
|
PDF
|
LFE2M50
Abstract: lfe2m35se LFE2M50e LFE2M50E-5FN484C CAB14 LFE2M20E-5FN484i PR68A AN2913 1E23
Contextual Info: LatticeECP2/M Family Data Sheet DS1006 Version 03.7, July 2010 LatticeECP2/M Family Data Sheet Introduction July 2010 Data Sheet DS1006 Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support
|
Original
|
ds1006200mhz266mhzlfe-20e/se+9lfe2m50lfe2m35selfe2m50elfe2m50e-5fn484ccab14lfe2m20e-5fn484ipr68aan29131e23
|
PDF
|
grid tie inverter schematic
Abstract: st 4143 PJ 61 diode EM 257 BUT16
Contextual Info: LatticeECP2/M Family Handbook HB1003 Version 05.3, February 2012 LatticeECP2/M Family Handbook Table of Contents February 2012 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
hb1003tn1109tn1124tn1102+8tn1104tn1108tn1113grid tie inverter schematicst 4143pj 61 diodeem 257but16
|
PDF
|
sm 4109
Abstract: PR99A QD004 BUT16
Contextual Info: LatticeECP2/M Family Handbook HB1003 Version 03.7, April 2008 LatticeECP2/M Family Handbook Table of Contents April 2008 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1
|
Original
|
hb1003tn1113tn1105tn1124+7tn1104tn1108tn1102sm 4109pr99aqd004but16
|
PDF
|