ISPLS11048C Search Results
ISPLS11048C Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
isplsi device layoutContextual Info: bäE J> L A TT IC E S E M I C O N D U C T O R Lattice S 3 ûticm ,i GGQSt .71 fc,b4 p L S r and ispLSI 1048C Features • HIGH-DENSITY PROGRAMMABLE LOGIC — High-Speed Global Interconnects — 96 I/O Pins, 12 Dedicated Inputs, 2 Global Output Enables — 288 Registers |
OCR Scan |
1048c-isp1048c128-pin1048c-70lq+3 | |
|
Contextual Info: Lattice' | Semiconductor I Corporation ispLSI9 and pLSt 1048C High-Density Programmable Logic Features Functional Block Diagram HIGH-DENSITY PROGRAMMABLE LOGIC — 8000 PLD Gates — 96 I/O Pins, 12 Dedicated Inputs, 2 Global Output Enables — 288 Registers |
OCR Scan |
1048cispls110128-p128-pin+2 | |
|
Contextual Info: Lattice' ispLSr and pLSr 1048C | Semiconductor I Corporation High-Density Programmable Logic Features Functional Block Diagram HIGH-DENSITY PROGRAMMABLE LOGIC — 8000 PLD Gates — 96 I/O Pins, 12 Dedicated Inputs, 2 Global Output Enables — 288 Registers |
OCR Scan |
1048c1048c-70lq128-pinispls11048c-50lq+3 | |
70lq
Abstract: isplsi architecture
|
OCR Scan |
1048c128-pln1048c-1048c-70lq+7 | |
|
Contextual Info: Lattica ispLSI and pLS/0 1048C ;Semiconductor I Corporation High-Density Programmable Logic Features Functional Block Diagram HIGH-DENSITY PROGRAMMABLE LOGIC — 8000 PLD Gates — 96 I/O Pins, 12 Dedicated Inputs, 2 Global Output Enables — 288 Registers |
OCR Scan |
1048c041a-48c-isp | |
|
Contextual Info: Latticc i s p ; ; ; Semiconductor •■■ Corporation L S I 1 4 8 C In-System Programmable High Density PLD Features Functional Block Diagram HIGH-DENSITY PROGRAMMABLE LOGIC — 8000 PLD Gates — 96 I/O Pins, 12 Dedicated Inputs, 2 Global Output Enables |
OCR Scan |
u------------------------------------701048c-70lq128-pin1048c+3 | |
|
Contextual Info: Lattica !Semiconductor I Corporation is p L S r 1 0 4 8 C In-System Programmable High Density PLD Functionai Block Diagram Features HIGH-DENSITY PROGRAMMABLE LOGIC I Output Routing Pool — 8000 PLD Gates F7 F6 F5 [ r r â j[r â FI | to | | ? Ê ^ E S E 4 E 3 E 2 | Ë Î eo |
OCR Scan |
military/883-308-is1o40c/-5olqi | |
ISPLSI3320-70LQ NContextual Info: Specifications ispLSI and pLSI 1048C Lattice ispLSI and pLSI 1048C ;Semiconductor I Corporation High-Density Programmable Logic Features Functional Block Diagram HIGH-DENSITY PROGRAMMABLE LOGIC — 8000 PLD Gates — 96 I/O Pins, 12 Dedicated Inputs, 2 Global Output |
OCR Scan |
1048cmilitary/883ispls11048c-70lq128-pin+4 | |
ispls11048c
Abstract: ispLSI1016
|
OCR Scan |
1000/e1000e1016/e1024/e+4 |