stag system 3000
Abstract: LATTICE plsi 3000 Lattice PLSI
Contextual Info: Lattice pDS Software Introduction Features • pLSI and ispLSI Development System — Supports pLSI and ispLS11000,2000 and 3000 Families • Design Entry with Easy-to-Use Windows Environment — ABEL-Like Boolean Equation Entry — Logic Macro Entry with over 275 "TTL-Like"
|
OCR Scan
|
ispls11000pds1101-std/pc1pds1101-3up/pc1pds1101-ult/pc1+7pds1101m-std/pc1pds1101m-ult/pc1pds3302-pc1pds1102-pc1stag system 3000lattice plsi 3000lattice plsi
|
PDF
|
|
Contextual Info: Lattice T'Aie Lattice ispLSI and pLSI 2000 Family ï i I Corporation Features_ J Introduction to ispLSI and pLSI 2000 Family ispLSI and pLSI 2000 Family □ 154 M Hz System Perform ance □ 5.5 ns Pin-to-Pin Delay □ High Density 1,000-6,000 PLD Gates
|
OCR Scan
|
160-pin0212-80bisp/212800413a2128-100lm+12128-80lm
|
PDF
|
ispLS11016
Abstract: isplsi1048
Contextual Info: •■•i a ftirp ÍÉ ií— Introduction to ispLSI 1000/E Families Introduction ispLSI Technology Lattice Semiconductor’s ispLSI Families are high density and high performance E2CMOS programmable logic devices. They provide design engineers with a superior
|
OCR Scan
|
1000/eispls110001000eisplsi1048+31016/e44-pinispls11016
|
PDF
|
ORP 12
Abstract: ispLSI1000
Contextual Info: Lattice " ! Corporation 1000 and 1000E Family Architectural Description input, registered input, latched input, output or bidirec tional I/O pin with 3-state control. Additionally, all outputs are polarity selectable, active high or active low. The signal levels are TTL compatible voltages and the output
|
OCR Scan
|
1000et20ptxor1032e-100orp 12+1isplsi1000
|
PDF
|