IOB33 Search Results
IOB33 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
APA600-PQ208M
Abstract: APA075 APA1000 APA150 APA300 APA450 APA750 APA150-TQ100 APA750 bg456 T10IO
|
Original |
||
DS040
Abstract: l6232
|
OCR Scan |
IOB139 IOB140 IOB141 IOB142 IOB143 IOB144 IOB102 IOB103 IOB104 IOB105 DS040 l6232 | |
schematic diagram UPS 600 Power tree
Abstract: diagram LG 21 fs 4 bg model circuits schematic diagram online UPS
|
Original |
32-Bit APA075, APA150, APA300 schematic diagram UPS 600 Power tree diagram LG 21 fs 4 bg model circuits schematic diagram online UPS | |
Am29 Flash FamilyContextual Info: v5.1 ProASICPLUS ® Flash Family FPGAs Features and Benefits High Performance Routing Hierarchy • • • • High Capacity Commercial and Industrial • • • I/O 75,000 to 1 Million System Gates 27 k to 198 kbits of Two-Port SRAM 66 to 712 User I/Os |
Original |
32-Bit Am29 Flash Family | |
APA075Contextual Info: v5.2 ProASICPLUS ® Flash Family FPGAs Features and Benefits High Performance Routing Hierarchy • • • • High Capacity Commercial and Industrial • • • I/O 75,000 to 1 Million System Gates 27 k to 198 kbits of Two-Port SRAM 66 to 712 User I/Os |
Original |
32-Bit APA075, APA150, APA300 APA075 | |
schematic diagram UPS 600 Power tree
Abstract: schematic diagram UPS power tree 600
|
Original |
32-Bit APA075, APA150, APA300 schematic diagram UPS 600 Power tree schematic diagram UPS power tree 600 | |
p21 transistor
Abstract: PECLR ACTEL proASIC PLUS APA450
|
Original |
198kbits p21 transistor PECLR ACTEL proASIC PLUS APA450 | |
ISP Engineering Kit Model 300
Abstract: ProASICPLUS Flash Family FPGAs v4.1
|
Original |
APA075, APA150, APA300 ISP Engineering Kit Model 300 ProASICPLUS Flash Family FPGAs v4.1 | |
ACTEL proASIC PLUS
Abstract: ACTEL proASIC PLUS APA450 ProASIC PLUS v0.1
|
Original |
198kbits ACTEL proASIC PLUS ACTEL proASIC PLUS APA450 ProASIC PLUS v0.1 | |
capacitor 104 m30Contextual Info: v3.5 ProASICPLUS TM Flash Family FPGAs Features and Benefits • • High Capacity I/O • • • • • 75,000 to 1 Million System Gates 27k to 198kbits of Two-Port SRAM 66 to 712 User I/Os Reprogrammable Flash Technology • • • • 0.22µ 4LM Flash-Based CMOS Process |
Original |
||
FEPROM
Abstract: YL41 10B60 LM 10841 7v71 10B28 U131-1-2
|
OCR Scan |
leng0B96 IOB97 IOB98 IOB99 10B100 10B101 IOB102 10B103 10B104 10B105 FEPROM YL41 10B60 LM 10841 7v71 10B28 U131-1-2 | |
|
Contextual Info: v2.0 ProASICPLUS Flash Family FPGAs F ea t u re s an d B e n e fi t s • 100% Routability and Utilization H ig h C a p ac it y I/O • 75,000 to 1 million System Gates • 27k to 198kbits of Two-Port SRAM • 66 to 712 User I/Os Re pr og ra mm a b le Fl as h T ec h no lo g y |
Original |
198kbits |