INTERLAKEN RTL Search Results

verilog code of parallel prbs pattern generator

Contextual Info: PHY IP Design Flow with Interlaken for Stratix V Devices AN-634-1.0 Application Note This application note describes implementing and simulating the protocol-specific PHY intellectual property IP core in Stratix V devices using the Interlaken PHY IP interface. You can use the reference design file described in this application note to

Achronix Semiconductor

Abstract: ACX-KIT-HD1000-100G
Contextual Info: PRODUCT BRIEF HD1000 Development Kit HD1000 DEV KIT HIGHLIGHTS Development Board Features • HD1000 22-nm FPGA see below for FPGA details • CFP cage for 100GE line interface –– Adaptable to 2x40GE or 10x10GE • Interlaken interface (AirMax connector pair)

Contextual Info: Altera Transceiver PHY IP Core User Guide Subscribe Feedback UG-01080 2013.7.1 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Introduction to the Protocol-Specific and Native Transceiver PHYs.1-1 Protocol-Specific Transceiver

Achronix Semiconductor

Contextual Info: I Speedster22i HD FPGA Family DS004 Rev. 2.6 – May 8, 2014 Preliminary Highlights • • • Advanced highest-density and highest‐bandwidth FPGA • Over 1.7 million effective look‐up‐tables • Abundant embedded hard IP for communica‐

interlaken rtl

Abstract: gearbox rev 10 Gbps ethernet phy analog devices select guide 2010 AN320 CRC32 IP-10GBASERPCS xaui xgmii ip core altera interlaken PHY interface for PCI EXPRESS
Contextual Info: Altera Transceiver PHY IP Core User Guide Altera Transceiver PHY IP Core User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01080-1.0 Subscribe Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, and specific device designations

Contextual Info: ML630 Virtex-6 HXT FPGA Optical Transmission Network Evaluation Board User Guide UG828 v1.0 September 28, 2011 The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL

QSFP28 I2C

Contextual Info: Arria 10 Device Overview 2013.09.04 AIB-01023 Subscribe Feedback Altera’s Arria FPGAs and SoCs deliver optimal performance and power efficiency in the midrange. By using TSMC's 20-nm process technology on a high-performance architecture, Arria 10 FPGAs and SoCs

netlogic tcam

Abstract: TCAM netlogic
Contextual Info: ML631 Virtex-6 HXT FPGA Packet Processor/Traffic Manager Evaluation Board User Guide UG841 v1.0 March 9, 2012 Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum

Contextual Info: ACE User Guide For ACE Version 5.0 UG001 v5.0 - 5th December 2012 http://www.achronix.com Copyright Info Copyright 2006 - 2012 Achronix Semiconductor Corporation; certain portions of this guide are Copyright © 2000, 2006 IBM Corporation and others. All rights reserved. Achronix and Speedster are trademarks of

v-by-one hs

Abstract: camera-link to 3G-SDI converter Netlogic camera-link to HDMI converter camera-link to hd-SDI converter serdes hdmi optical fibre SFP CPRI EVALUATION BOARD AL460A verilog SATA HDMI verilog code
Contextual Info: Version 8.0 Altera Product Catalog Contents Glossary. 2 Stratix FPGA series. .3 HardCopy® ASIC Series. 14 Arria® FPGA Series. 18

5AGX

Abstract: lpddr2 tutorial EP4CE22F17 solomon 16 pin lcd display 16x2 Altera MAX V CPLD DE2-70 vhdl code for dvb-t 2 fpga based 16 QAM Transmitter for wimax application with quartus altera de2 board sd card AL460A-7-PBF
Contextual Info: Version 11.0 Altera Product Catalog Contents Glossary. 2 Stratix FPGA Series. 3 HardCopy® ASIC Series. 17 Arria® FPGA Series. 21

verilog code for fibre channel

Abstract: Altera 8b10b interlaken linear handbook PRBS23 stratix iv altgx interlaken rtl interlaken protocol
Contextual Info: 2. Transceiver Design Flow Guide SIV53002-4.0 This chapter describes the Altera-recommended basic design flow that simplifies Stratix IV GX transceiver-based designs. Use the following design flow techniques to simplify transceiver implementation. The “Guidelines to Debug Transceiver-Based Designs” on page 2–15 provides guidelines

dffeas

Abstract: 4 bit multiplier VCS testbench RN-01061-1 Behavioral verilog model atom compiles
Contextual Info: Quartus II Software Version 10.1 SP1 Release Notes RN-01061-1.0 Release Notes This document provides late-breaking information about the following areas of the Altera Quartus® II software version 10.1 SP1: • “New Features & Enhancements” on page 1

Contextual Info: Speedster22i SerDes User Guide UG028 – May 21, 2013 UG028, May 21, 2013 1 Table of Contents Table of Contents . 2 Table of Figures . 5

EP4SGX180

Abstract: EP4SGX290 EP4SGX360 EP4SGX70 HIV51001-2 ddr3 PCB footprint DDR3 embedded system SCHEMATIC KB920 Altera Stratix II BGA 484 pinout EP4SE230
Contextual Info: 1. HardCopy IV Device Family Overview HIV51001-2.2 This chapter provides an overview of features available in the HardCopy IV device family. More details about these features can be found in their respective chapters. HardCopy IV ASICs are the only 40-nm system-capable ASICs designed with an

DVB smart card rs232 iris

Abstract: fpga based 16 QAM Transmitter for wimax application with quartus fpga based 16 QAM Transmitter for wimax application EP4SGX230F1517 vhdl code for lte turbo decoder sodimm ddr3 connector PCB footprint starfabric eQFP 144 footprint higig2 SFP altera
Contextual Info: Version 7.2 Altera Product Catalog Contents Glossary. 2 Stratix FPGA series. .3 HardCopy® ASIC series. 11 Arria® FPGA series. 15

vhdl code for traffic light control

Abstract: 349-333 altgx 34743 altddio_in c 3807 Plug-In Upgrade traffic lights project SSTL-15 SSTL-13
Contextual Info: Quartus II Software Version 10.0 SP1 Release Notes RN-01058-1.0 Release Notes This document provides late-breaking information about the following areas of the Altera Quartus® II software version 10.0 SP1: • “New Features & Enhancements” on page 1

vhdl code for traffic light control

Abstract: 107-1434 waveform-synthesis receiver altLVDS traffic light controller vhdl coding C101 SSTL-15 altera PCIe to Ethernet bridge
Contextual Info: Quartus II Software Version 10.0 Release Notes July 2010 RN-01056-1.0 This document provides late-breaking information about the following areas of the Altera Quartus®II software version 10.0: • “New Features & Enhancements” on page 1 ■ “EDA Interface Information” on page 3

ug198

Abstract: XC5VFX130T-FF1738 XC5VFX30T-FF665 XC5VFX70T-FF665 MGTRXP0 MP21608S221A RocketIO seminar Applications Book Maxim VCO 10G vhdl code for 16 prbs generator
Contextual Info: Virtex-5 FPGA RocketIO GTX Transceiver User Guide UG198 v3.0 October 30, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the

LF1152

Abstract: EP4SE360 ep4sgx180 EP4SGX290 EP4SGX360 EP4SGX70 HIV51001-2 EP4SE530H35 "Stratix IV" Package layout footprint HC4GX35
Contextual Info: Section I. Device Core This section provides a complete overview of all features relating to the HardCopy IV device family. HardCopy IV devices are Altera’s latest generation of low-cost, high-performance, low power ASICs with pin-outs, densities, and

MP21608S221A

Abstract: UG198 FERRITE-220 GTX tile oversampling recovered clock ROSENBERGER verilog code for linear interpolation filter aurora GTX BLM15HB221SN1 gearbox rev maxim DVB
Contextual Info: Virtex-5 FPGA RocketIO GTX Transceiver User Guide UG198 v2.1 November 17, 2008 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the

altgx

Abstract: Chapter 3 Synchronization circuit diagram of PPM transmitter and receiver 8B10B OC48 vhdl code for deserializer VHDL Coding for Pulse Width Modulation
Contextual Info: Section I. Transceiver Configuration Guide This section includes the following chapters: • Chapter 1, ALTGX Transceiver Setup Guide ■ Chapter 2, Transceiver Design Flow Guide ■ Chapter 3, Stratix IV ALTGX_RECONFIG Megafunction User Guide Revision History

atx power supply schematic dc

Abstract: Chapter 3 Synchronization H146 vhdl code for phase frequency detector for FPGA 8B10B OC48 sdi verilog code VHDL Coding for Pulse Width Modulation
Contextual Info: Stratix IV Device Handbook Volume 3 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V3-4.0 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other

F1152

Abstract: DDR3 jedec pcie Gen2 payload pcie X8 HIV51001-2 HIV51002-1 HIV51003-1 HIV51004-2 HIV51005-2 HIV51006-2
Contextual Info: HardCopy IV Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com HC4_H5V1-2.2 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other