Dynachip
Abstract: SR flip flop using discrete gates T flip flop pin configuration DL-5000 i33b DL5000 DL5064 DL5256 DL5528 MUX24
Contextual Info: DL5000 Family Fast Field Programmable Gate Array Features • Fast Field Programmable Gate Arrays™ Patented Active Repeater™ Architecture Data and Clock Rates up to 270 MHz Complex operations up to 200 MHz Input Block Register Setup Time 800 ps Output Block Register Clock-to-out 1.6 ns
|
Original
|
dl5000tm100khdl5000dynachip+8sr flip flop using discrete gatest flip flop pin configurationdl-5000i33bdl5064dl5256dl5528mux24
|
PDF
|