higig specification
Abstract: higig2
Contextual Info: HiGig Ethernet MAC Page 1 of 2 Home > Products > Intellectual Property > Lattice IP Cores > HiGig Ethernet MAC HiGig MAC Overview The HiGig™ MAC transmits and receives data between a host processor and a HiGig™ / Ethernet network that enables networking customers to add features like quality of service QoS , port trunking,
|
Original
|
higig specificationhigig2 |
PDF
|
"higig header"
Abstract: higig specification higig protocol overview TN1154 cx4 to sma BCM56802 higig pause frame ir9216 BROADCOM higig2
Contextual Info: LatticeSC/M Broadcom HiGig+ 12 Gbps Physical Layer Interoperability Over CX-4 August 2007 Technical Note TN1154 Introduction This technical note describes a physical layer HiGig+ 12 Gbps interoperability test between a LatticeSC/M device and the Broadcom BCM56802 network switch. The test was limited to the physical layer up to XGMII of the 10
|
Original
|
tn1154bcm568021-800-latticehigig header+7higig specificationhigig protocol overviewcx4 to smahigig pause frameir9216broadcomhigig2
|
PDF
|
higig specification
Abstract: "higig header" BCM56800 bcm pause frame rdbgc0 higig protocol overview IR9216 broadcom bcm BCM0 BCM 10G
Contextual Info: LatticeSC/M Broadcom XAUI/HiGig 10 Gbps Physical Layer Interoperability Over CX-4 August 2007 Technical Note TN1155 Introduction This technical note describes a physical layer 10-Gigabit Ethernet and HiGig 10 Gbps interoperability test between a LatticeSC/M device and the Broadcom BCM56800 network switch. The test was limited to the physical
|
Original
|
tn115510-gigabitbcm568001-800-lattice+9higig specificationhigig headerbcm pause framerdbgc0higig protocol overviewir9216broadcom bcmbcm0bcm 10g
|
PDF
|
higig protocol overview
Abstract: 8 port Gigabit ethernet switch BCM5632 BCM5670 BCM8011 broadcom switch higig broadcom switch ethernet
Contextual Info: BCM5670 BCM5670 8-PORT, 160 Gbps SWITCH FABRIC SUMMARY OF BENEFITS FEATURES • Eight 10-Gbps HiGig switch fabric ports • Nonblocking, 160-Gbps wire speed, backplane/switch fabric • • • • • • • System vendors can build high-performance, high-density
|
Original
|
bcm567010-gbps160-gbpsbcm5632+75670-pb05-rhigig protocol overview8 port gigabit ethernet switchbcm8011broadcom switchhigigbroadcom switch ethernet
|
PDF
|
CMIC
Abstract: higig protocol overview BCM5632 BCM5671 BCM8011
Contextual Info: BCM5671 BCM5671 4-PORT, 80-Gbps SWITCH FABRIC SUMMARY OF BENEFITS FEATURES • Four 10-Gbps HiGig switch fabric ports • Nonblocking, 80-Gbps wire speed backplane/switch fabric • System vendors can build high-performance, high-density Gigabit Ethernet LAN switches in several form factors.
|
Original
|
bcm567180-gbps10-gbpsd5671+5bcm5632bcm80115671-pb05-rcmichigig protocol overview
|
PDF
|
broadcom switch
Abstract: BCM5675 536-GE higig protocol overview BCM5464 BCM5670 BCM5673 BCM5695 BCM8703
Contextual Info: BCM5675 BCM5675 8-PORT, 192-GBPS SWITCH FABRIC SUMMARY OF BENEFITS FEATURES • Eight 10-Gbps and 12-Gbps HiGig+ configurable switch • System vendors can build high-performance, high-density fabric ports • Nonblocking, 192-Gbps wirespeed, backplane/switch fabric
|
Original
|
bcm5675192-gbps10-gbps12-gbps+95675-pb01-rbroadcom switch536-gehigig protocol overviewbcm5464bcm5670bcm5673bcm5695bcm8703
|
PDF
|
bcm56544
Abstract: bcm56540 Broadcom b Broadcom 56540 BCM56540A0KFSB 10G serdes broadcom switch ethernet BCM56544A0KFSB block diagram of broadcom BCM56541A0KFSB
Contextual Info: Broadcom B CM565 40 P re m i e r Met ro Eth e r n et Swi tch HIGH BANDWIDTH 1 GBE/10 GBE/40 GBE MULTILAYER ETHERNET SWITCH Overview The Broadcom BCM56540 is a high-bandwidth 1 GbE/10 GbE/40 GbE multilayer Ethernet switch designed for access and aggregation deployments.
|
Original
|
cm565gbe/10gbe/40bcm56540+1056540-pb01-rbcm56544broadcom bbroadcom 56540bcm56540a0kfsb10g serdesbroadcom switch ethernetbcm56544a0kfsbblock diagram of broadcombcm56541a0kfsb
|
PDF
|
BCM56334
Abstract: higig2 BCM56331 BCM5633
Contextual Info: BCM56330 Brief 76 GBPS INTEGRATED MULTILAYER ETHERNET SWITCH FEATURES SUMMARY OF BENEFITS • Highly integrated 24-port 10/100/1000 Mbps Ethernet switch • Based on industry-leading and market-proven StrataXGS® IV • Up to four ports of 1-, 2.5-, or 10-Gigabit Ethernet GbE
|
Original
|
bcm5633024-port10-gigabit13-gbe+8memorm56334gbe/10bcm5633856330-pb01-rbcm56334higig2bcm56331bcm5633
|
PDF
|
BCM56338
Abstract: BCM56330 BROADCOM BCM56330 BCM56338 full bcm*56330 higig2 higig broadcom switch ethernet Y1731 GBE Ethernet switch
Contextual Info: BCM56330 Brief 76 GBPS INTEGRATED MULTILAYER ETHERNET SWITCH FEATURES • Highly integrated 24-port 10/100/1000 Mbps Ethernet switch device • Up to four ports of 1-, 2.5-, or 10-Gigabit Ethernet GbE uplink/stacking • HiGig2 stacking over 2.5-GbE (HiGig-Lite™) or 13-GbE
|
Original
|
bcm5633024-port10-gigabit13-gbe+11gbe/10bcm5633856330-pb00-rbroadcom bcm56330bcm56338 fullbcm*56330higig2higigbroadcom switch ethernety1731gbe ethernet switch
|
PDF
|
BCM95695R24X2S
Abstract: higig2 BCM5697 higig protocol overview BCM5692 BCM5464R BCM5674 BCM5675 BCM8704 5-36GB
Contextual Info: BCM5697 12-PORT GIGABIT ETHERNET STACKABLE LAYER 2+ SWITCH SUMMARY OF BENEFITS FEATURES • 12 10/100/1000-Mbps Ethernet ports with copper or fibre • Enables modular, scalable, and high-performance GbE switch connectivity • HiGig+ stacking port that runs at 10-Gbps or 12-Gbps
|
Original
|
bcm569712-port10/100/1000-mbps10-gbps+1112-gbpsbcm95695r24x2s5697-pb00-rhigig2higig protocol overviewbcm5692bcm5464rbcm5674bcm5675bcm87045-36gb
|
PDF
|
BCM56634
Abstract: BCM56639 56638 BCM56630 BCM56636 Broadcom TCAM TCAM 2009 bcm5663 Broadcom BCM56638
Contextual Info: BCM56630 Brief 112 Gbps MULTILAYER ETHERNET SWITCH SUMMARY OF BENEFITS FEATURES • Seventh Generation of Broadcom ® Switch Technology, supporting switching and routing • Nonblocking architecture, line rate for all packet sizes • Port configurations tailored for highly integrated modular
|
Original
|
bcm56630bcm56636bcm56638bcm56639+756630-pb00-rbcm5663456638broadcom tcamtcam 2009bcm5663broadcom
|
PDF
|
BCM5464
Abstract: BCM5671 BCM5674 BCM5676 BCM5695 BCM8703 StrataXGS broadcom switch SERDES 10G
Contextual Info: BCM5676 BCM5676 4-PORT, 96-GBPS SWITCH FABRIC SUMMARY OF BENEFITS FEATURES • Four 10-Gbps and 12-Gbps HiGig+ configurable switch • System vendors can build high-performance, high-density fabric ports • Nonblocking, 96-Gbps wirespeed, backplane/switch fabric
|
Original
|
bcm567696-gbps10-gbps12-gbps+95676-pb00-rbcm5464bcm5671bcm5674bcm5695bcm8703strataxgsbroadcom switchserdes 10g
|
PDF
|
higig protocol overview
Abstract: BCM5695 StrataXGS BCM5464 BCM5673 BCM5675 BCM5690 BCM8703 1000Mbps BCM569
Contextual Info: BCM5695 MULTILAYER 12-PORT GIGABIT ETHERNET STACKABLE SWITCH SUMMARY OF BENEFITS FEATURES • 12 10/100/1000-Mbps Ethernet ports with copper or fibre • Enables modular, scalable, and high-performance GbE switch connectivity • HiGig+ stacking port that runs at 10-Gbps or 12-Gbps speeds
|
Original
|
bcm569512-port10/100/1000-mbps10-gbps+1212-gbpsbcm95695r24s5695-pb01-rhigig protocol overviewstrataxgsbcm5464bcm5673bcm5675bcm5690bcm87031000mbpsbcm569
|
PDF
|
BCM5464
Abstract: BCM5673 BCM5675 BCM5690 BCM5695 BCM8703 higig protocol overview broadcom switch ethernet "on-chip packet buffer"
Contextual Info: BCM5695 MULTILAYER 12-PORT GIGABIT ETHERNET STACKABLE SWITCH SUMMARY OF BENEFITS FEATURES • 12 10/100/1000-Mbps Ethernet ports with copper or fibre • Enables modular, scalable, and high-performance GbE switch connectivity • HiGig+ stacking port that runs at 10-Gbps or 12-Gbps speeds
|
Original
|
bcm569512-port10/100/1000-mbps10-gbps+1012-gbpsbcm95695r24s5695-pb00-rbcm5464bcm5673bcm5675bcm5690bcm8703higig protocol overviewbroadcom switch ethernet "on-chip packet buffer
|
PDF
|
|
|
BCM56520
Abstract: BCM56524 higig2 802.1ah BCM56522 8021AS 802.1as BCM5652 broadcom switch ethernet "on-chip packet buffer"
Contextual Info: BCM56520 Brief 108 GBPS INTEGRATED MULTILAYER ETHERNET SWITCH SUMMARY OF BENEFITS FEATURES • Seventh generation of Broadcom’s switching and routing • Highly integrated, purpose-built solution for: technology - Enterprise wiring closet, fixed stackable, and stand-alone
|
Original
|
bcm56520e00/1000bcm56522bcm56524+756520-pb00-rhigig2802.1ah8021as802.1asbcm5652broadcom switch ethernet "on-chip packet buffer
|
PDF
|
higig2 frame format
Abstract: "higig header" EZchip higig2 higig specification verilog code for spi4.2 to fifo higig pause frame marvell 618 datasheet pt36C 0x00900
Contextual Info: LatticeSCM XAUI to SPI4.2 July 2008 Reference Design RD1033 Introduction The XAUI to SPI4.2 X2S4 Bridge reference design is a cost-effective system solution for bridging SPI4.2 based network processors and 10G/10G+ Ethernet switching devices. On the XAUI side, the X2S4 optionally supports the
|
Original
|
rd103310g/10g12gbpshigig2 frame format+9higig headerezchiphigig2higig specificationverilog code for spi4.2 to fifohigig pause framemarvell 618 datasheetpt36c0x00900
|
PDF
|
BCM56800
Abstract: higig specification ethernet BCM Gigabit LFSC3GA25E 1000BASE-X higig pause frame cx4 to sma bcm pause frame 1gbps serdes
Contextual Info: LatticeSC/M Broadcom 1-Gigabit Ethernet Physical Layer Interoperability Over CX-4 August 2007 Technical Note TN1157 Introduction This technical note describes a 1000BASE-X physical layer Gigabit Ethernet interoperability test between a LatticeSC/M device and the Broadcom BCM56800 network switch. The test was limited to the physical layer up to
|
Original
|
tn11571000base-xbcm568001-800-lattice+8higig specificationethernet bcmgigabitlfsc3ga25ehigig pause framecx4 to smabcm pause frame1gbps serdes
|
PDF
|
CORE i3 ARCHITECTURE
Abstract: pin configuration of i3 processor verilog code for lvds driver verilog SATA EP2AGX260 vhdl code for lvds driver EP2AGX45 ubga higig protocol overview EP2AGX190 EP2AGX65
Contextual Info: 1. Arria II GX Device Family Overview AIIGX51001-3.0 The Arria II GX device family is designed specifically for ease-of-use. The cost-optimized, 40-nm device family architecture features a low-power, programmable logic engine and streamlined transceivers and I/Os. Common
|
Original
|
aiigx51001-340-nmcore i3 architecturepin configuration of i3 processor+8verilog code for lvds driververilog sataep2agx260vhdl code for lvds driverep2agx45 ubgahigig protocol overviewep2agx190ep2agx65
|
PDF
|
BCM1250
Abstract: BCM1255 BCM1280 BCM1455 BCM1480 BCM5690 BCM5823 MIPS64
Contextual Info: BCM1455 QUAD-CORE 64-BIT MIPS® PROCESSOR SUMMARY OF BENEFITS FEATURES • Four 64-bit MIPS® CPUs, scalable from 800 MHz–1.2 GHz • Quad-issue in-order pipeline with dual-execute and dual-memory pipes • Enhanced skew pipeline enables a zero load-to-use penalty
|
Original
|
bcm145564-bit32-kbconbcm1455+7bcm1480bcm1250bcm1255bcm1280bcm5690bcm5823mips64
|
PDF
|
VCO 100mhz
Abstract: CRC-16 CRC-32 pci express lcrc CRC-16 and CRC-32 Ethernet LFSC115 LFSC15
Contextual Info: E x t r e m e P e r f o r m a n c e P r o g r a m m a b l e S y s t e m - ON - A - C h i p LatticeSC FPGA Family Innovation, Integration, and PURESPEED The LatticeSC™ System Chip family of FPGAs combines a high-performance FPGA fabric, 3.8Gbps SERDES and PCS,
|
Original
|
i0181fvco 100mhzcrc-16crc-32+4pci express lcrccrc-16 and crc-32 ethernetlfsc115lfsc15
|
PDF
|
bcm pause frame
Abstract: BCM56800 1000BASE-X h89e Lattice ECP3 88E111* application cx4 loopback connector redirectpbmp 88E1111 PHY registers map higig pause frame
Contextual Info: LatticeECP3 and Broadcom 1 GbE 1000BASE-X Physical/MAC Layer Interoperability July 2010 Technical Note TN1217 Introduction This technical note describes a 1000BASE-X physical/MAC layer Gigabit Ethernet interoperability test between a LatticeECP3 device and the Broadcom BCM56800 network switch.
|
Original
|
1000base-xtn1217bcm56800bcm pause frame+7h89elattice ecp388e111* applicationcx4 loopback connectorredirectpbmp88e1111 phy registers maphigig pause frame
|
PDF
|
CORE i3 ARCHITECTURE
Abstract: vhdl code CRC for lte higig specification vhdl code for lvds driver 16 bit Array multiplier code in VERILOG EP2AGX190 xaui xgmii ip core altera CPRI CDR mini-lvds spec LVDS ip
Contextual Info: 1. Overview for the Arria II Device Family July 2012 AIIGX51001-4.4 AIIGX51001-4.4 The Arria II device family is designed specifically for ease-of-use. The cost-optimized, 40-nm device family architecture features a low-power, programmable logic engine and streamlined transceivers and I/Os. Common
|
Original
|
aiigx51001-440-nmcore i3 architecturevhdl code crc for lte+8higig specificationvhdl code for lvds driver16 bit array multiplier code in verilogep2agx190xaui xgmii ip core alteracpri cdrmini-lvds speclvds ip
|
PDF
|
CORE i3 ARCHITECTURE
Abstract: verilog code for aes encryption higig specification dual lvds vhdl pin configuration of i3 processor vhdl code for ddr3 EP2AGX260 JESD204 Altera Arria V FPGA EP2AGX190
Contextual Info: 1. Overview for the Arria II Device Family December 2010 AIIGX51001-4.0 AIIGX51001-4.0 The Arria II device family is designed specifically for ease-of-use. The cost-optimized, 40-nm device family architecture features a low-power, programmable logic engine and streamlined transceivers and I/Os. Common
|
Original
|
aiigx51001-440-nmcore i3 architectureverilog code for aes encryption+8higig specificationdual lvds vhdlpin configuration of i3 processorvhdl code for ddr3ep2agx260jesd204altera arria v fpgaep2agx190
|
PDF
|
h945
Abstract: H944 transistor h945 h965 h946 H948 IR1518 BCM56800 h945 transistor H808
Contextual Info: LatticeECP3 and Broadcom 10 Gbps Physical/MAC Layer Interoperability July 2010 Technical Note TN1218 Introduction This technical note describes a Physical/MAC layer 10-Gigabit Ethernet interoperability test between a LatticeECP3 device and the Broadcom BCM56800 network switch. The test exercises the Physical/MAC layer
|
Original
|
tn121810-gigabitbcm56800h945+8h944transistor h945h965h946h948ir1518h945 transistorh808
|
PDF
|
