sck 056
Abstract: jk flip flop SCK 055 SCK 206 datasheet d flip flop SCK 054 SCK 084 056
Contextual Info: FLIP-FLOPS Cell List Cell Name Function Description FD1 D Flip-Flop with 1X Drive FD1D2 D Flip-Flop with 2X Drive FD1CS D Flip-Flop with Scan Clock, 1X Drive FD1CSD2 D Flip-Flop with Scan Clock, 2X Drive FD1S D Flip-Flop with Scan, 1X Drive FD1SD2 D Flip-Flop with Scan, 2X Drive
|
Original
|
std131sck 056jk flip flopsck 055+4sck 206datasheet d flip flopsck 054sck 084 056
|
PDF
|
sck 057
Abstract: SCK 084 056 SCK 164 STDH150 FD4S
Contextual Info: FLIP-FLOPS Cell List Cell Name Function Description FD1 D Flip-Flop with 1X Drive FD1D2 D Flip-Flop with 2X Drive FD1D4 D Flip-Flop with 4X Drive FD1CS D Flip-Flop with Scan Clock, 1X Drive FD1CSD2 D Flip-Flop with Scan Clock, 2X Drive FD1CSD4 D Flip-Flop with Scan Clock, 4X Drive
|
Original
|
stdh150sck 057sck 084 056sck 164+1fd4s
|
PDF
|
sl 0380
Abstract: sck 057 439 datasheet d flip flop Q 371 Transistor SCK 084 056 SCK 164 T Flip-Flop
Contextual Info: FLIP-FLOPS Cell List Cell Name Function Description FD1_LP D Flip-Flop with 1X Drive FD1D2_LP D Flip-Flop with 2X Drive FD1CS_LP D Flip-Flop with Scan Clock, 1X Drive FD1CSD2_LP D Flip-Flop with Scan Clock, 2X Drive FD1S_LP D Flip-Flop with Scan, 1X Drive
|
Original
|
stdl130sl 0380sck 057 439datasheet d flip flop+4q 371 transistorsck 084 056sck 164t flip-flop
|
PDF
|
j-k flip flop clock toggle
Abstract: d flip flop datasheet d flip flop Q 371 Transistor sck 084 SCK 084 056 sl 100 transistor STD150 FD4S
Contextual Info: FLIP-FLOPS Cell List Cell Name Function Description FD1 D Flip-Flop with 1X Drive FD1D2 D Flip-Flop with 2X Drive FD1D4 D Flip-Flop with 4X Drive FD1CS D Flip-Flop with Scan Clock, 1X Drive FD1CSD2 D Flip-Flop with Scan Clock, 2X Drive FD1CSD4 D Flip-Flop with Scan Clock, 4X Drive
|
Original
|
std150j-k flip flop clock toggled flip flopdatasheet d flip flop+5q 371 transistorsck 084sck 084 056sl 100 transistorfd4s
|
PDF
|
flip-flop
Abstract: 74F432 d flipflop D Flip-Flop d latch flipflop
Contextual Info: FAST Product Selection Guide NATIONAL SEfllCOND { L O G I C } bSGHES 31E D OGbaBOS E Multiple Flip-Flops Device Function Hex D Flip-Flop Quad D Flip-Flop ; Octal D Flip-Flop ' Octal D Flip-Flop Octal D Flip-Flop w/Clock Enable Parallel D Register w/Enable
|
OCR Scan
|
10-bit54f/74f17454f/74f154f/74f273+1254f/74f37454f/74f37754f/74f37854f/74f37954f/74f53454f/74f564flip-flop74f432d flipflopd flip-flopd latchflipflop
|
PDF
|
CD40xx
Abstract: CD40174B CD40174BC CD40174BM CD40175B CD40175BC CD40175BM MC14174B MC14175B MM74C174
Contextual Info: CD40174BM CD40174BC Hex D Flip-Flop CD40175BM CD40175BC Quad D Flip-Flop General Description The CD40174B consists of six positive-edge triggered D-type flip-flops the true outputs from each flip-flop are externally available The CD40175B consists of four positiveedge triggered D-type flip-flops both the true and complement outputs from each flip-flop are externally available
|
Original
|
cd40174bmcd40174bccd40175bmcd40175bc+6cd40174bcd40175bcd40xxmc14174bmc14175bmm74c174
|
PDF
|
CD40174BC
Abstract: CD40174BCM CD40174BCN CD40175BC CD40175BCM CD40175BCN MC14174B MC14175B MM74C174 MM74C175
Contextual Info: Revised January 1999 CD40174BC • CD40175BC Hex D-Type Flip-Flop • Quad D-Type Flip-Flop General Description The CD40174BC consists of six positive-edge triggered Dtype flip-flops; the true outputs from each flip-flop are externally available. The CD40175BC consists of four positiveedge triggered D-type flip-flops; both the true and complement outputs from each flip-flop are externally available.
|
Original
|
cd40174bccd40175bccd40174bcmcd40174bcn+6cd40175bcmcd40175bcnmc14174bmc14175bmm74c174mm74c175
|
PDF
|
|
Contextual Info: CD40174BM/CD40174BC Hex D Flip-Flop CD40175BM/CD40175BC Quad D Flip-Flop General Description The C040174B consists of six positive-edge triggered D-type flip-flops; the true output from each flip-flop are externally available. The CD40175B consists of four positive-edge triggered O-type flip-flops; both the
|
OCR Scan
|
cd40174bm/cd40174bccd40175bm/cd40175bcc040174bcd40175b |
PDF
|
CD40175
Abstract: CD40174BC CD40174BCM CD40174BCN CD40175BC CD40175BCM CD40175BCN MC14174B MC14175B MM74C174
Contextual Info: Revised March 2002 CD40174BC • CD40175BC Hex D-Type Flip-Flop • Quad D-Type Flip-Flop General Description Features The CD40174BC consists of six positive-edge triggered Dtype flip-flops; the true outputs from each flip-flop are externally available. The CD40175BC consists of four positiveedge triggered D-type flip-flops; both the true and complement outputs from each flip-flop are externally available.
|
Original
|
cd40174bccd40175bccd40175cd40174bcm+6cd40174bcncd40175bcmcd40175bcnmc14174bmc14175bmm74c174
|
PDF
|
CD40174BCN
Abstract: CD40174BC CD40174BCM CD40175BC CD40175BCM CD40175BCN MC14174B MC14175B MM74C174 MM74C175
Contextual Info: Revised July 1999 CD40174BC • CD40175BC Hex D-Type Flip-Flop • Quad D-Type Flip-Flop General Description Features The CD40174BC consists of six positive-edge triggered Dtype flip-flops; the true outputs from each flip-flop are externally available. The CD40175BC consists of four positiveedge triggered D-type flip-flops; both the true and complement outputs from each flip-flop are externally available.
|
Original
|
cd40174bccd40175bccd40174bcncd40174bcm+6cd40175bcmcd40175bcnmc14174bmc14175bmm74c174mm74c175
|
PDF
|
T74LS74
Abstract: T54LS74AD2
Contextual Info: DUAL D-TYPE POSITIVE EDGETRIGGERED FLIP-FLOP DESCRIPTION The T54LS/T74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear_and set inputs, and also complementary Q
|
OCR Scan
|
t54ls/t74ls74at74ls74t54ls74ad2 |
PDF
|
MC14174
Contextual Info: CD40174BC Hex D-Type Flip-Flop October 1987 Revised January 2004 CD40174BC Hex D-Type Flip-Flop General Description Features The CD40174BC consists of six positive-edge triggered Dtype flip-flops; the true outputs from each flip-flop are externally available.
|
Original
|
cd40174bcmc14174 |
PDF
|
T74LS74AB1
Abstract: T74LS74a T54LS74AD2 T74LS74
Contextual Info: DUAL D-TYPE POSITIVE EDGETRIGGERED FLIP-FLOP DESCRIPTION The T54LS/T74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear_and set inputs, and also complementary Q
|
OCR Scan
|
t54ls/t74ls74at74ls74ab1t74ls74at54ls74ad2+1t74ls74
|
PDF
|
|
Contextual Info: HD74ALVCH16821 Preliminary 3.3-V 20-blt Bus Interface Flip Flops with 3-state Outputs Description The HD74ALVCH16821 can be used as two 10-bit flip flops or one 20-bit flip flop. The 20 flip flops are edge triggered D-type flip flops. On the positive transition of the clock CLK input, the device provides
|
OCR Scan
|
hd74alvch1682120-blt10-bit20-bit+1hd74ai
|
PDF
|
|
|
SN74LS74AM
Abstract: SN74LS74A SN74LS74AD SN74LS74ADR2 SN74LS74AMEL SN74LS74AN typ25
Contextual Info: SN74LS74A Dual D-Type Positive Edge-Triggered Flip-Flop The SN74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and Q
|
Original
|
sn74ls74ar14525sn74ls74a/dsn74ls74am+5sn74ls74adsn74ls74adr2sn74ls74amelsn74ls74antyp25
|
PDF
|
7z93134
Abstract: 74HC 74HCT 7z93131
Contextual Info: 74HC/HCT109 flip-flops D U A L JK FLIP-FLOP W ITH SET A N D RESET; POSITIVE-EDGE TR IG G ER FEATURES • • TYPICAL J, K inputs fo r easy D-type flip -flo p Toggle flip -flo p or "d o nothing" mode O utput capability: standard l£ £ category: flip-flops
|
OCR Scan
|
74hc/hct1097z9313474hc74hct+17z93131
|
PDF
|
|
Contextual Info: HD74ALVCH162821 Preliminary 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs Description The H D 74ALVCH162821 can be used as two 10-bit flip flops or one 20-bit flip flop. The 20 flip flops are edge triggered D-type flip flops. On the positive transition o f the clock CLK input, the device provides
|
OCR Scan
|
hd74alvch16282120-bit74alvch16282110-bit+1lychi62821
|
PDF
|
100131F
Abstract: 100131Y
Contextual Info: 100131 Signetics Flip-Flop Triple D-Type M aster-Slave Flip-Flop Product Specification ECL Products DESCRIPTION 100131 has three D-type flip-flops, with direct and output, separate clock, set addition, all three flip-flops mon clock, set and reset. master-slave
|
OCR Scan
|
100131f100131y110ma740mvp-p+1500ns
|
PDF
|
SN74LS74AM
Contextual Info: SN74LS74A Dual D−Type Positive Edge−Triggered Flip−Flop The SN74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and Q
|
Original
|
sn74ls74asn74ls74a/dsn74ls74am |
PDF
|
SN74LS74AN
Abstract: SN74LS74A SN74LS74AD
Contextual Info: SN74LS74A Dual D-Type Positive Edge-Triggered Flip-Flop The SN74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and Q
|
Original
|
sn74ls74ar14153sn74ls74a/dsn74ls74an+1sn74ls74ad
|
PDF
|
ECL 100151
Abstract: 100151 PM710 100151F 100151Y
Contextual Info: Signetics 100151 Flip-Flop Hex D-Type Master-Slave Flip-Flop Product Specification ECL Products DESCRIPTION The 100151 contains six flip-flops with complement and data outputs, a master reset MR and a pair of common clock inputs. Data enter the flip-flop on the
|
OCR Scan
|
137ma100151f100151y740mvp-p+4500nsecl 100151100151pm710
|
PDF
|
Flip-Flops
Abstract: d339 4 input, 4 D flip-flops
Contextual Info: National ADVANCE INFORMATION Semiconductor 74ABT16821 20-Bit Bus Interface Flip-Flops with TRI-STATE Outputs General Description Features The ’ABT16821 can be used as a 20-bit flip-flop or as two 10-bit flip-flops. The 20-bit flip-flops are edge-triggered
|
OCR Scan
|
74abt1682120-bitabt1682110-bit+41q31q4flip-flopsd3394 input, 4 d flip-flops
|
PDF
|
1D10
Abstract: HD74ALVCH16821 Hitachi DSA003731
Contextual Info: HD74ALVCH16821 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs ADE-205-171B Z 3rd. Edition December 1999 Description The HD74ALVCH16821 can be used as two 10-bit flip flops or one 20-bit flip flop. The 20 flip flops are edge triggered D-type flip flops. On the positive transition of the clock (CLK) input, the device provides
|
Original
|
hd74alvch1682120-bitade-205-171b10-bit+21d10hitachi dsa003731
|
PDF
|
|
Contextual Info: HD74ALVCH16821 3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs HITACHI ADE-205-171A Z 2nd. Edition September 1997 Description The HD74ALVCH16821 can be used as two 10-bit flip flops or one 20-bit flip flop. The 20 flip flops are edge triggered D-type flip flops. On the positive transition of the clock (CLK) input, the device provides
|
OCR Scan
|
hd74alvch1682120-bitade-205-171a10-bit+2interfa2000d-85622
|
PDF
|