Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers
    Manufacturer Search

    EDS2732CA Search Results

    EDS2732CA Datasheets (5)

    Elpida Memory
    Part ECAD Model Manufacturer Description Datasheet Type PDF PDF Size Page count
    EDS2732CABH
    		Elpida Memory 256M Bits SDRAM (8M words x 32-Bits) Original PDF 650.77KB 48
    EDS2732CABH-1A-E
    		Elpida Memory 256M Bits SDRAM (8M words x 32-Bits) Original PDF 650.77KB 48
    EDS2732CABH-1AL-E
    		Elpida Memory 256M Bits SDRAM (8M words x 32-Bits) Original PDF 650.77KB 48
    EDS2732CABH-75-E
    		Elpida Memory 256M Bits SDRAM (8M words x 32-Bits) Original PDF 650.77KB 48
    EDS2732CABH-75L-E
    		Elpida Memory 256M Bits SDRAM (8M words x 32-Bits) Original PDF 650.77KB 48

    EDS2732CA Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    EDS2732CABH

    Contextual Info: DATA SHEET 256M bits SDRAM EDS2732CABH 8M words x 32 bits Description Pin Configurations The EDS2732CA is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock.


    Original     		eds2732cabheds2732ca90-ball133mhz/100mhz+2m01e0107e0397e40 PDF

    Contextual Info: DATA SHEET 256M bits SDRAM EDS2732CABH 8M words x 32 bits Description Pin Configurations The EDS2732CA is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock.


    Original     		eds2732cabheds2732ca90-ball133mhz/100mhz+2m01e0107e0397e21 PDF

    E0462

    Contextual Info: DATA SHEET 256M bits SDRAM EDS2732CABJ 8M words x 32 bits Pin Configurations The EDS2732CA is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. It is packaged in 90-ball FBGA.


    Original     		eds2732cabjeds2732ca90-ball133mhz/100mhz+3m01e0107e0462e30e0462 PDF

    Contextual Info: PRELIMINARY DATA SHEET 256M bits SDRAM EDS2732CABB 8M words x 32 bits Description Pin Configurations The EDS2732CA is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the


    Original     		eds2732cabbeds2732ca90-ball133mhz/100mhz+2m01e0107e0372e10 PDF

    Contextual Info: PRELIMINARY DATA SHEET 256M bits SDRAM EDS2732CABH 8M words x 32 bits Description Pin Configurations The EDS2732CA is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the


    Original     		eds2732cabheds2732ca90-ball133mhz/100mhz+2m01e0107e0397e10 PDF

    Contextual Info: DATA SHEET 256M bits SDRAM EDS2732CABH 8M words x 32 bits Description Pin Configurations The EDS2732CA is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock.


    Original     		eds2732cabheds2732ca90-ball133mhz/100mhz+2m01e0107e0397e30 PDF

    EDS2732CABH

    Contextual Info: DATA SHEET 256M bits SDRAM EDS2732CABH 8M words x 32 bits Pin Configurations The EDS2732CA is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. It is packaged in 90-ball FBGA.


    Original     		eds2732cabheds2732ca90-ball133mhz/100mhz+2m01e0107e0397e40 PDF

    Contextual Info: DATA SHEET 256M bits SDRAM EDS2732CABJ 8M words x 32 bits Description Pin Configurations The EDS2732CA is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock.


    Original     		eds2732cabjeds2732ca90-ball133mhz/100mhz+2m01e0107e0462e30 PDF

    Contextual Info: DATA SHEET 256M bits SDRAM EDS2732CABH 8M words x 32 bits Description Pin Configurations The EDS2732CA is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock.


    Original     		eds2732cabheds2732ca90-ball133mhz/100mhz+2m01e0107e0397e20 PDF