Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    EDS2732AABH Search Results

    EDS2732AABH Datasheets (9)

    Part ECAD Model Manufacturer Description Datasheet Type PDF PDF Size Page count
    EDS2732AABH
    Elpida Memory 256M bits SDRAM Original PDF 622.91KB 48
    EDS2732AABH-60-E
    Elpida Memory 256M bits SDRAM Original PDF 622.91KB 48
    EDS2732AABH-60L-E
    Elpida Memory 256M bits SDRAM Original PDF 622.91KB 48
    EDS2732AABH-6B
    Elpida Memory 256M Bits SDRAM (8M words x 32-Bits) Original PDF 692.99KB 48
    EDS2732AABH-6B-E
    Elpida Memory 256M Bits SDRAM (8M words x 32-Bits) Original PDF 692.99KB 48
    EDS2732AABH-6BL-E
    Elpida Memory 256M Bits SDRAM (8M words x 32-Bits) Original PDF 692.99KB 48
    EDS2732AABH-75
    Elpida Memory 256M Bits SDRAM (8M words x 32-Bits) Original PDF 650.42KB 48
    EDS2732AABH-75-E
    Elpida Memory 256M Bits SDRAM (8M words x 32-Bits) Original PDF 650.42KB 48
    EDS2732AABH-75L-E
    Elpida Memory 256M Bits SDRAM (8M words x 32-Bits) Original PDF 650.42KB 48

    EDS2732AABH Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Contextual Info: DATA SHEET 256M bits SDRAM EDS2732AABH 8M words x 32 bits Description Pin Configurations The EDS2732AA is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock.


    Original
    EDS2732AABH EDS2732AA 90-ball 166MHz/133MHz M01E0107 E0396E20 PDF

    EDS2732AABH-75

    Contextual Info: DATA SHEET 256M bits SDRAM EDS2732AABH-75 8M words x 32 bits Specifications Pin Configurations • Density: 256M bits • Organization ⎯ 2M words × 32 bits × 4 banks • Package: 90-ball FBGA ⎯ Lead-free (RoHS compliant) • Power supply: VDD, VDDQ = 3.3V ± 0.3V


    Original
    EDS2732AABH-75 90-ball 133MHz cycles/64ms M01E0107 E0491E40 EDS2732AABH-75 PDF

    BTA6

    Abstract: EDS2732AABH EDS2732AABH-6B
    Contextual Info: DATA SHEET 256M bits SDRAM EDS2732AABH-6B 8M words x 32 bits Description Pin Configurations The EDS2732AABH is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock.


    Original
    EDS2732AABH-6B EDS2732AABH 90-ball 166MHz M01E0107 E0492E40 BTA6 EDS2732AABH-6B PDF

    Contextual Info: DATA SHEET 256M bits SDRAM EDS2732AABH-6B 8M words x 32 bits Description Pin Configurations The EDS2732AA is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock.


    Original
    EDS2732AABH-6B EDS2732AA 90-ball 166MHz M01E0107 E0492E20 PDF

    EDS2732AABH

    Contextual Info: PRELIMINARY DATA SHEET 256M bits SDRAM EDS2732AABH 8M words x 32 bits Description Pin Configurations The EDS2732AA is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the


    Original
    EDS2732AABH EDS2732AA 90-ball 166MHz/133MHz M01E0107 E0396E10 EDS2732AABH PDF

    Contextual Info: DATA SHEET 256M bits SDRAM EDS2732AABH-75 8M words x 32 bits Description Pin Configurations The EDS2732AA is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock.


    Original
    EDS2732AABH-75 EDS2732AA 90-ball 133MHz M01E0107 E0491E10 PDF

    EDS2732AABH-6B

    Contextual Info: DATA SHEET 256M bits SDRAM EDS2732AABH-6B 8M words x 32 bits Specifications Pin Configurations • Density: 256M bits • Organization ⎯ 2M words × 32 bits × 4 banks • Package: 90-ball FBGA ⎯ Lead-free (RoHS compliant) • Power supply: VDD, VDDQ = 3.3V ± 0.3V


    Original
    EDS2732AABH-6B 90-ball 166MHz cycles/64ms M01E0107 E0492E50 EDS2732AABH-6B PDF

    Contextual Info: DATA SHEET 256M bits SDRAM EDS2732AABH-75 8M words x 32 bits Description Pin Configurations The EDS2732AA is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock.


    Original
    EDS2732AABH-75 EDS2732AA 90-ball 133MHz M01E0107 E0491E20 PDF

    EDS2732AABH-6B

    Abstract: 5043t
    Contextual Info: DATA SHEET 256M bits SDRAM EDS2732AABH-6B 8M words x 32 bits Pin Configurations • Density: 256M bits • Organization ⎯ 2M words × 32 bits × 4 banks • Package: 90-ball FBGA ⎯ Lead-free (RoHS compliant) • Power supply: VDD, VDDQ = 3.3V ± 0.3V


    Original
    EDS2732AABH-6B 90-ball 166MHz cycles/64ms M01E0107 E0492E50 EDS2732AABH-6B 5043t PDF

    EDS2732AABH-75

    Contextual Info: DATA SHEET 256M bits SDRAM EDS2732AABH-75 8M words x 32 bits Description Pin Configurations The EDS2732AA is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock.


    Original
    EDS2732AABH-75 EDS2732AA 90-ball 133MHz M01E0107 E0491E30 EDS2732AABH-75 PDF

    EDS2732AABH-75

    Contextual Info: DATA SHEET 256M bits SDRAM EDS2732AABH-75 8M words x 32 bits Pin Configurations • Density: 256M bits • Organization ⎯ 2M words × 32 bits × 4 banks • Package: 90-ball FBGA ⎯ Lead-free (RoHS compliant) • Power supply: VDD, VDDQ = 3.3V ± 0.3V


    Original
    EDS2732AABH-75 90-ball 133MHz cycles/64ms M01E0107 E0491E40 EDS2732AABH-75 PDF

    Contextual Info: DATA SHEET 256M bits SDRAM EDS2732AABH-6B 8M words x 32 bits Description Pin Configurations The EDS2732AA is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock.


    Original
    EDS2732AABH-6B EDS2732AA 90-ball 166MHz M01E0107 E0492E10 PDF

    Contextual Info: DATA SHEET 256M bits SDRAM EDS2732AABH-6B 8M words x 32 bits Description Pin Configurations The EDS2732AA is a 256M bits SDRAM organized as 2,097,152 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock.


    Original
    EDS2732AABH-6B EDS2732AA 90-ball 166MHz M01E0107 E0492E30 PDF