The Datasheet Archive

e200z6 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2004 - e200z6

Abstract: e200z6 PowerPCTM Core Reference Manual PCR 406 data IVOR41 IVOR33 tag 8514 POWERPC E500 NV 15F fpu lt 405 Instruction TLB Error Interrupt
Text: e200z6RM 6/2004 Rev. 0 Freescale Semiconductor e200z6 PowerPCTM Core Reference Manual , . 2-3 e200z6-Specific Registers , ) . 2-24 e200z6-Specific Interrupt Registers , . 3-5 e200z6-Specific Instructions , Number Title Page Number Contents Chapter 1 e200z6 Overview 1.1 1.1.1 1.2 1.2.1 1.3


Original
PDF e200z6RM e200z6 CH370 Index-10 e200z6 PowerPCTM Core Reference Manual PCR 406 data IVOR41 IVOR33 tag 8514 POWERPC E500 NV 15F fpu lt 405 Instruction TLB Error Interrupt
2006 - e200z6

Abstract: e200z6RM efscfui EFSN PowerPC EBC
Text: Freescale Semiconductor Addendum Document Number: e200z6RMAD Rev. 0.2, 10/2006 Errata to the e200z6 PowerPCTM Core Reference Manual, Rev. 0 This errata describes corrections to the e200z6 , Section 5.6.2, "Machine Check Interrupt (IVOR1),".1 This does not affect the e200z6 with VLE." 1 , . - Unlikely - Errata to the e200z6 PowerPCTM Core Reference Manual, Rev. 0 2 Freescale , specific type of access are used for a fetch or read operation. Errata to the e200z6 PowerPCTM Core


Original
PDF e200z6RMAD e200z6 e200z6RM efscfui EFSN PowerPC EBC
2006 - Not Available

Abstract: No abstract text available
Text: Freescale’s e200z6 Core > Interrupt controller capable of handling 281 selectable-priority interrupt , -ch. eMIOS 32-ch. DMA 2 MB Flash 8 KB Unified Cache SPE PowerPC® e200z6 with VLE MMU , = Ethernet eTPU = Time Processor Unit e200z6 MPC5554AZP132 2 MB, 2 eTPU -55ºC MPC5554MZP132 2 MB, 2 eTPU MPC5566MZP132 MPC5567MZP132 2 MB, 1 eTPU 10/100 Mbps, FlexRay e200z6 + VLE


Original
PDF 32-bit MPC5567 MPC5567 MPC55xx MPC500 MPC5567FS
MPC55XX

Abstract: e200z6 MPC5566 floating point MPC5567 MPC5566 MPC5565 MPC5554 MPC5553 MPC5534 MPC5533
Text: Power e200z3 Yes Yes Single Precision Yes Yes 16 32 64 N/A Nexus 3+ 5554 Power e200z6 No Yes Single Precision No Yes 32 32 64 8 way x 4Kbytes Nexus 3+ 5553 Power e200z6 No Yes Single Precision No Yes 32 32 64 2 way x 4Kbytes Nexus 3+ 5565, 5567 Power e200z6 Yes Yes Single Precision Yes Yes 32 32 64 2 way x 4Kbytes Nexus 3+ 5566 Power e200z6 Yes Yes Single


Original
PDF MPC551x MPC5533 MPC5534 MPC5553 MPC5554, MPC5565, MPC5566 MPC5567 MPC55XX e200z6 MPC5566 floating point MPC5565 MPC5554
2013 - e1111

Abstract: No abstract text available
Text: Configuration Register N/A 8913 1031 e200z6 : Cache Invalidate/Clear Aborts due to masked core Interrupt 507 7419 2044 e200z6 : Core renamed from e500z6 3413 7350 846 e200z6 : Debug interrupt (IVOR15) can be taken erroneously 2504 6970 655 e200z6 : JTAG Part Identification is 0x5 2312 7068 1729 e200z6 : MMU has 32 Table Entries 5256 6262 779 e200z6 : New SPE Instructions Added 2798 7462 2116 e200z6 : Single Step near VLE page may fail 4075


Original
PDF MPC5566 MPC55660CE MPC5566 e1111
2008 - green hills compiler

Abstract: mpc5517 MPC5514 MPC5516 green hills compiler manual green hills compiler user manual green hills compiler option MPC5533 MPC5553 MPC5565
Text: e200z3 Yes MPC5534 e200z3 Yes MPC5553 e200z6 No MPC5554 e200z6 No MPC5561 e200z6 Yes MPC5565 e200z6 Yes MPC5566 e200z6 Yes MPC5567 e200z6 , the e200z6 Power ArchitectureTM Core Reference Manual, Rev. 0 e200z6 with VLE · EREF: A Programmer's Reference Manual for Freescale Book E Processors · e200z6 Power ArchitectureTM Core Reference Manual


Original
PDF EB687 MPC5500 32-Bit 16-bit MPC5500 green hills compiler mpc5517 MPC5514 MPC5516 green hills compiler manual green hills compiler user manual green hills compiler option MPC5533 MPC5553 MPC5565
2006 - MPC5566

Abstract: MPC5566 floating point e200z6 mpc5566mzp132 MPC5553 and MPC563 MCU
Text: 's e200z6 Core > High-performance 132 MHz 32-bit PowerPC Book E-compliant core with VLE > Memory , Cache 128 KB SRAM SPE PowerPC® e200z6 with VLE MMU 32-bit External Bus MPC55XX FAMILY , e200z6 MPC5554MZP132 2 MB, 2 eTPU e200z6 + VLE MPC5567MZP132 2 MB, 1 eTPU FlexRayTM MPC5554


Original
PDF 32-bit MPC5566 MPC5566 MPC55xx MPC500 MPC5566, MPC5566 floating point e200z6 mpc5566mzp132 MPC5553 and MPC563 MCU
2006 - opcodes

Abstract: saturate e_addi equivalent book
Text: Freescale Semiconductor Addendum Document Number: e200z6RMAD1 Rev. 1, 10/2006 Addendum to the e200z6 PowerPCTM Core Reference Manual, Rev. 0 e200z6 with VLE This addendum describes the features defined by the e200z6 with VLE that differ from those defined for the e200z6. The section number , Insert the following after the first paragraph: "The e200z6 with VLE core implements the variable-length , extension." Insert the following after the first paragraph: "The e200z6 with VLE core implements the


Original
PDF e200z6RMAD1 e200z6 e200z6. opcodes saturate e_addi equivalent book
2006 - MCP5553

Abstract: mpc5554 emios emios MPC5551 mcp555 MPC5532 FlexCAN MPC565 "pin-compatible" MPC5500 PCS-A1
Text: MPC5500 Family Overview, Rev. 1 4 Freescale Semiconductor Introduction e200z6 Core Signal , ADCi ADC ADC AMUX LEGEND MPC5500 Device Module Acronyms e200z6 Core Component Acronyms , MPC5500 Family Overview, Rev. 1 Freescale Semiconductor 5 Introduction e200z6 Core Signal , ADC AMUX LEGEND MPC5500 Device Module Acronyms e200z6 Core Component Acronyms CAN DSPI , Overview, Rev. 1 6 Freescale Semiconductor Introduction e200z6 Core Signal Processing Engine


Original
PDF EB659 MPC5500 32-bit MPC5554 MPC5533, MPC5534, MPC5553, MPC5561, MPC5565, MCP5553 mpc5554 emios emios MPC5551 mcp555 MPC5532 FlexCAN MPC565 "pin-compatible" PCS-A1
2007 - Nexus S camera

Abstract: radar interfacing with microcontroller adaptive cruise control Radar sensor ultrasonic level sensor interfacing with microcontroller mpc5561 MPC5553 MPC5534 lidar application in adaptive cruise control MPC5500 MPC500
Text: Instruction Support e200z3 e200z6 e200z6 e200z6 e200z6 e200z6 e200z6 Memory Management , block diagram of the MPC5561. e200z6 Core Signal Processing Engine Exception Handler , Module Acronyms e200z6 Core Component Acronyms CAN DSPI eDMA eMIOS eQADC eSCI eTPU FMPLL , m process Single issue, 32-bit Book E compliant Power ArchitectureTM technology e200z6 CPU core 32 , (MPC5561RM). 2.6.1 · · · · · · · · · · · · · · 2.6.2 · · High Performance e200z6


Original
PDF MPC5561PB MPC5561 32-bit MPC5500 MPC500 Nexus S camera radar interfacing with microcontroller adaptive cruise control Radar sensor ultrasonic level sensor interfacing with microcontroller MPC5553 MPC5534 lidar application in adaptive cruise control MPC5500
2013 - Not Available

Abstract: No abstract text available
Text: but before the 1st clock edge N/A 8913 1031 e200z6 : Cache Invalidate/Clear Aborts due to masked core Interrupt 507 7419 2044 e200z6 : Core renamed from e500z6 1323 11095 1143 e200z6 : Data Storage Exception taken instead of Machine Check 3413 7350 846 e200z6 : Debug interrupt (IVOR15) can be taken erroneously 1232 6871 1536 e200z6 : JTAG Part Identification is 0x2 674 7380 914 e200z6 : MFSPR may read prior value of SPEFSCR 2312 7068 1729


Original
PDF MPC5553 MPC5553REVAE MPC5553
2010 - MPC5600

Abstract: AN3970 e200z4RM e200z446 Nexus S IEEE-ISTO e200z4 NEXUS e200z7 e200z759
Text: CDC NZ6C3 NXDM NXFR Engine A e200z6 eTPU2 MMU Cache FEC eDMA2 FlexRay , cores are the e200z0, e200z1, e200z3, e200z4, e200z6 , e200z6 with VLE, and the e200z7. Some devices , 5001TM-2010 e200z6 Class 3+ NZ6C3 Nexus e200z6 Class 3+ IEEE-ISTO 5001TM-2003 e200z6 with VLE Class 3+ NZ6C3 Nexus e200z6 Class 3+ IEEE-ISTO 5001TM-2003 1 Class 3+ NZ7C3 , - MPC5553 All 3.3V 4/12 2 Yes e200z6 - Class 3+ Class 3+ Class 3


Original
PDF AN4088 MPC5500/MPC5600 MPC5500 MPC5600 5001TM AN3970 e200z4RM e200z446 Nexus S IEEE-ISTO e200z4 NEXUS e200z7 e200z759
2007 - e200z3 PowerPC core Reference manual

Abstract: program pwm simulink matlab code 2620 dynamic ram MPC5554 MPC5553 MPC5534 MPC5533 MPC5500 MPC500 mpc5561
Text: MPC5561 MPC5565 MPC5566 MPC5567 e200z3 Variable Length Instruction Support e200z3 e200z6 e200z6 e200z6 e200z6 e200z6 e200z6 Memory Management Unit (MMU) Yes Yes No No , block diagram of the MPC5567. e200z6 Core MPC5567 Signal Processing Engine Special Purpose , Module Acronyms e200z6 Core Component Acronyms CAN DSPI eDMA eMIOS eQADC eSCI eTPU FMPLL , Power ArchitectureTM technology e200z6 CPU core 32-channel enhanced direct memory access controller


Original
PDF MPC5567PB MPC5567 32-bit MPC5500 MPC500 e200z3 PowerPC core Reference manual program pwm simulink matlab code 2620 dynamic ram MPC5554 MPC5553 MPC5534 MPC5533 MPC500 mpc5561
2013 - Not Available

Abstract: No abstract text available
Text: 1031 e200z6 : Cache Invalidate/Clear Aborts due to masked core Interrupt Table continues on the next , 507 7419 2044 e200z6 : Core renamed from e500z6 2502 7084 1748 e200z6 : JTAG Part Identification is 0x4 2312 7068 1729 e200z6 : MMU has 32 Table Entries 5256 6262 779 e200z6 : New SPE Instructions Added 4075 5971 1581 e200z6 : VLE added to core 3565 7356 860 e200z6 : Way Access Mode bit added to the Cache 3421 e200z: Cache returns value, even when


Original
PDF MPC5565 MPC5565ACE MPC5565
2005 - MPC5554 instruction set

Abstract: mpc5554 emios mpc5554 MPC5554P eMIOS channel is set up to drive the eTPU MPC5554 GPIO MPC5500 MPC5554 ADC mpc5554 ebi nexus 5001
Text: issue, 32-bit PowerPC Book E-compliant e200z6 CPU core complex · 64-channel enhanced direct memory , of the MPC5554. e200z6 Core Signal Processing Engine Integer Execution Unit Multiply Unit , Slave FlexCAN Slave ADC 1.5V Regulator Control AMUX e200z6 Core Component Acronyms , MPC5554. · High performance e200z6 core processor - 32-bit PowerPC Book E compliant CPU - 32 64 , for e200z6 core and eTPU engines through Nexus Class 3 (some Class 4 support) - Data trace of eDMA


Original
PDF MPC5554PB MPC5554 32-bit e200z6 64-channel MPC5554 instruction set mpc5554 emios MPC5554P eMIOS channel is set up to drive the eTPU MPC5554 GPIO MPC5500 MPC5554 ADC mpc5554 ebi nexus 5001
2005 - MPC5554 instruction set

Abstract: mpc5554 emios MPC5554 MPC5554 flexCAN MPC5554 "pin compatible" Nexus S JTAG pins MPC5500 nexus 5001 MPC5554 GPIO MPC5554P
Text: issue, 32-bit PowerPC Book E-compliant e200z6 CPU core complex · 64-channel enhanced direct memory , of the MPC5554. e200z6 Core Signal Processing Engine Integer Execution Unit Multiply Unit , Slave FlexCAN Slave ADC 1.5V Regulator Control e200z6 Core Component Acronyms ­ , MPC5554. · High performance e200z6 core processor - 32-bit PowerPC Book E compliant CPU - 32 64 , for e200z6 core and eTPU engines through Nexus Class 3 (some Class 4 support) - Data trace of eDMA


Original
PDF MPC5554PB MPC5554 32-bit e200z6 64-channel MPC5554 instruction set mpc5554 emios MPC5554 flexCAN MPC5554 "pin compatible" Nexus S JTAG pins MPC5500 nexus 5001 MPC5554 GPIO MPC5554P
2008 - MPC5561

Abstract: IEEE-ISTO serial peripheral interface in flexray controller MPC55XX JTAG IEEE-ISTO 5001TM ssci MPC5500 adaptive cruise control Radar sensor freescale 324 pin
Text: Power Architecture® 32-bit Microcontroller Fact Sheet Qorivva MPC5561 Microprocessor Developed for advanced driver assistance systems applications The Qorivva MPC5561 is a 32-bit Features I/O microprocessor built on Power Architecture® The Freescale e200z6 Core · 20-ch. dual enhanced queued technology. Containing the Book E-compliant core with variable-length encoding (VLE , e200z6 Built on Power MMU Architecture® Technology 192K SRAM External Bus Benefits


Original
PDF 32-bit MPC5561 32-bit e200z6 20-ch. MPC5561FS MPC5561, IEEE-ISTO serial peripheral interface in flexray controller MPC55XX JTAG IEEE-ISTO 5001TM ssci MPC5500 adaptive cruise control Radar sensor freescale 324 pin
2007 - pwm simulink matlab 3 phase

Abstract: MPC5561 MPC5554 MPC5553 MPC5534 MPC5533 MPC5500 MPC500 MPC5567 mpc5565 Transmission Control Unit
Text: MPC5561 MPC5565 MPC5566 MPC5567 e200z3 Variable Length Instruction Support e200z3 e200z6 e200z6 e200z6 e200z6 e200z6 e200z6 Memory Management Unit (MMU) Yes Yes No No , block diagram of the MPC5565. e200z6 Core MPC5565 Signal Processing Engine Special Purpose , AMUX LEGEND MPC5500 Device Module Acronyms e200z6 Core Component Acronyms CAN DSPI eDMA , Power ArchitectureTM technology e200z6 CPU core 32-channel enhanced direct memory access controller


Original
PDF MPC5565PB MPC5565 32-bit MPC5500 MPC500 pwm simulink matlab 3 phase MPC5561 MPC5554 MPC5553 MPC5534 MPC5533 MPC500 MPC5567 mpc5565 Transmission Control Unit
2005 - MPC5553

Abstract: MPC5553 Circuit MPC5554 MPC5500 mpc5554 emios MPC5553 instructions MPC5553 instruction set MPC5534 MPC500 integrated circuit BOSCH
Text: -bit PowerPC Book E-compliant e200z6 CPU core complex · 32-channel enhanced direct memory access controller , of the MPC5553. e200z6 Core 64-bit General Purpose Registers Special Purpose Registers , ADCi ADC Slave FlexCAN Slave ADC 1.5V Regulator Control AMUX e200z6 Core , Crossbar No Class 3+ (NZ3C3) Memory Management Unit Yes 4x5 Cache e200z6 None Variable Length Instruction support e200z6 64k 64k 1.5M4 2M4 3 1M 1K 1K 1K


Original
PDF MPC5553 32-bit e200z6 32-channel MPC5553PB MPC5534 MPC5553 Circuit MPC5554 MPC5500 mpc5554 emios MPC5553 instructions MPC5553 instruction set MPC500 integrated circuit BOSCH
2013 - Not Available

Abstract: No abstract text available
Text: 64K N/A 8913 1031 e200z6 : Cache Invalidate/Clear Aborts due to masked core Interrupt 507 7419 2044 e200z6 : Core renamed from e500z6 2502 7084 1748 e200z6 : JTAG Part Identification is 0x4 2312 7068 1729 e200z6 : MMU has 32 Table Entries 5256 6262 779 e200z6 : New SPE Instructions Added 4075 5971 1581 e200z6 : VLE added to core 3565 7356 860 e200z6 : Way Access Mode bit added to the Cache 3421 e200z: Cache returns value, even when


Original
PDF MPC5567 MPC5567BCE APR2013 MPC5567
2005 - Not Available

Abstract: No abstract text available
Text: CodeWarrior (build only) Power e200z6+e200z0 Max speed Development Tools Qorivva MPC5668G Core platform Development Tools Support JTAG interface, Nexus 3 on e200z6 , Nexus 2+ on e200z0 MULTI , 4-40M XTAL Osc. 16M IRC PIT 8-ch., 32-bit Int. Control JTAG Power Architecture® e200z6


Original
PDF MPC5668G 32-bit e200z0 MPC5668GFS
2008 - MPC5554

Abstract: MPC5565 MPC5566 MPC5567 MPC5500 MPC5533 MPC5534 MPC5553 0B01011000
Text: implemented on devices with an e200z3 or e200z6 core that supports VLE. These additional SPE instructions , e200z6 and e200z3 cores that support VLE have additional instructions available in the traditional Power , e200z3 Yes Yes MPC5534 e200z3 Yes Yes MPC5554 e200z6 No No MPC5553 e200z6 No No MPC5565 e200z6 Yes Yes MPC5566 e200z6 Yes Yes MPC5567 e200z6 Yes Yes For backwards compatibility to devices that do not support VLE, do not use these


Original
PDF EB689 MPC5500 e200z3 e200z6 MPC5554 MPC5565 MPC5566 MPC5567 MPC5500 MPC5533 MPC5534 MPC5553 0B01011000
2010 - MPC5668G

Abstract: MPC5668 instruction set e200z0 MPC5668EVB PJ831 MPC5668x pj146
Text: 1 below: Table 1. Mode Summary Features Run Mode Sleep Mode Standard Cell Logic ( e200z6 , Bus Interface Unit allows for read/write register access from the e200z6 and e200z0 cores. 4 Using , the 30 most significant address bits can be specified. On the e200z6 core only the 20 most , : · · · · · · · · Reconfigure the Memory Management Unit (MMU) - ( e200z6 core only) Restore , 7.1 Reconfigure the Memory Management Unit (MMU) If the e200z6 core has to resume after exit from


Original
PDF MPC5668x MPC5668x1 MPC5668G MPC5668 instruction set e200z0 MPC5668EVB PJ831 MPC5668x pj146
2007 - MPC5565 "pin compatible"

Abstract: 88ch MPC500 mpc5565 MPC5565 instruction set MPC55XX JTAG
Text: ) package · Temperature range: -40°C to +125ºC Features Freescale's e200z6 Core · High-performance, 132 , additional RAM 32-ch. eTPU 2 MB Flash 64 KB SRAM SPE e200z6 Built on Power ArchitectureTM


Original
PDF 32-bit MPC5565 MPC5565 MPC55xx MPC500 MPC5566 MPC55xx--Future MPC5565 "pin compatible" 88ch MPC5565 instruction set MPC55XX JTAG
2009 - MPC5674

Abstract: MPC5566 instruction set MPC5566 MPC5674F MPC5674F instruction set microsecond bus e200z7 MPC5674F flash EB716 MPC567xF
Text: e200z6 e200z7 SIMD Yes Yes VLE Yes Yes Cache 32 KB 32 KB (16 KB I/16 KB D , 4 Core The MPC5674F employs the e200z7 core, instead of the e200z6 core used on the MPC5566. The e200z7 core is instruction-set equivalent with the e200z6 core, however some new instructions and , e200z6 VLE code will execute without modifications on the e200z7 core. Not all tool partners will , include both blocks. The unified cache on existing e200z6 cores is initialized and locked using the data


Original
PDF AN3903 MPC5566 MPC5674F 32-bit MPC5674F. MPC567xF 416-pin MPC5674 MPC5566 instruction set MPC5674F instruction set microsecond bus e200z7 MPC5674F flash EB716
Supplyframe Tracking Pixel