EDD2504AKTA-6B
Abstract: EDD2504AKTA-7A EDD2504AKTA-7B
Contextual Info: DATA SHEET 256M bits DDR SDRAM EDD2504AKTA 64M words x 4 bits Pin Configurations The EDD2504AK is a 256M bits Double Data Rate (DDR) SDRAM organized as 16,777,216 words × 4 bits × 4 banks. Read and write operations are performed at the cross points of the CK and the /CK. This highspeed data transfer is realized by the 2 bits prefetchpipelined architecture. Data strobe (DQS) both for
|
Original
|
edd2504aktaedd2504ak66-pinm01e0107+4e0457e10edd2504akta-6bedd2504akta-7aedd2504akta-7b
|
PDF
|
EDD2504AKTA-6B
Abstract: EDD2504AKTA-7A EDD2504AKTA-7B
Contextual Info: DATA SHEET 256M bits DDR SDRAM EDD2504AKTA 64M words x 4 bits Description Pin Configurations The EDD2504AK is a 256M bits Double Data Rate (DDR) SDRAM organized as 16,777,216 words × 4 bits × 4 banks. Read and write operations are performed at the cross points of the CK and the /CK. This highspeed data transfer is realized by the 2 bits prefetchpipelined architecture. Data strobe (DQS) both for
|
Original
|
edd2504aktaedd2504ak66-pinm01e0107+4e0457e10edd2504akta-6bedd2504akta-7aedd2504akta-7b
|
PDF
|