DSEI 12 X 61 10 B Search Results
DSEI 12 X 61 10 B Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
7N60B equivalent
Abstract: 18N50 equivalent ixgh 1499 MOSFET smd 4407 IXDD 614 C 547 B W57 BJT transistor r1275ns20l R1271ns12C IXYS CS 20-22 MOF1 IXTP 220N04T2
|
Original |
MS-013 10-Pin 5M-1994 MO-229 7N60B equivalent 18N50 equivalent ixgh 1499 MOSFET smd 4407 IXDD 614 C 547 B W57 BJT transistor r1275ns20l R1271ns12C IXYS CS 20-22 MOF1 IXTP 220N04T2 | |
|
Contextual Info: LINEAR INTEGRATED CIRCUIT KA2810 VCM + SPM DRIVER for 3.5 Inch HDD The KA2810 is one chip IC designed to drive Spindle Motor SPM and Voice Coil Motor(VCM) in 3.5 inch Hard Disk Driver (HDD). The Analog Servo Control function can be performed well by built-in High-speed OPAmp and Comparators. |
OCR Scan |
KA2810 KA2810 DAN212K MBR130T3 RB4110 | |
|
Contextual Info: n = T S G S -IH O M S O N ">Ji» [MI»i[LiÊiniB R!lDÊê ST 18952 DIGITAL SIGNAL P R O C ESSO R DSP) CHIP P R ELIM IN A R Y DATA • Programmable D950 Core ■ Data calculation unit ■ Address calculation unit ■ Program control unit ■ Fast and flexible buses |
OCR Scan |
66MIPS ST18952 ST18952 m52BC041, ST18952X66S | |
|
Contextual Info: r=Z SGS-THOMSON ST18952 DIGITAL SIGNAL P R O C E SSO R DSP CHIP PR E LIM IN A R Y DATA • Programmable D950 Core ■ Data calculation unit ■ Address calculation unit ■ Program control unit 16.5 Kwords data memory TAP ■ Fast and flexible buses ■ 66MIPS - 1 5 ns instruction cycle time |
OCR Scan |
ST18952 66MIPS ST18952X66S D950Core | |
D950
Abstract: D952 ST18952 Ya13 SCR SN 102 YBs 70 YA11
|
Original |
ST18952 66MIPS D950 D952 ST18952 Ya13 SCR SN 102 YBs 70 YA11 | |
PIR CONTROLLER LP 0001
Abstract: ED-9P PDCR 912 pdcr 921 23D31 D950 D950CORE ST18-AU1 dialnorm dynamic range dsei 17-12
|
Original |
ST18-AU1 PIR CONTROLLER LP 0001 ED-9P PDCR 912 pdcr 921 23D31 D950 D950CORE ST18-AU1 dialnorm dynamic range dsei 17-12 | |
|
Contextual Info: SGS-THOMSON ilUHgüMMÊi D950-CQRE 16-Bit Fixed Point Digital Signal Processor DSP Core PRELIMINARY DATA P erform ance • 66 Mips - 15ns instruction cycle time M em ory O rgan izatio n ■ HARVARD architecture ■ Two 64k x 16-bit data memory spaces ■ One 64k x 16-bit program memory space |
OCR Scan |
D950-CQRE 16-Bit 40-bit | |
vhdl code for 8-bit serial adder
Abstract: dse1 D950-CORE ieee floating point alu in vhdl vhdl code for 16 bit barrel shift register vhdl code for 8-bit adder
|
Original |
D950-CORE 16-Bit 16-ights vhdl code for 8-bit serial adder dse1 D950-CORE ieee floating point alu in vhdl vhdl code for 16 bit barrel shift register vhdl code for 8-bit adder | |
eel 19 2005 transformer
Abstract: eel 19 2005 transformer spellman igbt gate driver circuit schematic schematic diagram igbt inverter welding machine
|
Original |
B-720, eel 19 2005 transformer eel 19 2005 transformer spellman igbt gate driver circuit schematic schematic diagram igbt inverter welding machine | |
|
Contextual Info: DALLAS SEMICONDUCTOR DS3134 Preliminary Data Sheet V5 September 1, 1999 DALLAS SEMICONDUCTOR DS3134 CHATEAU CHAnnelized T1 and E1 And Universal HDLC CONTROLLER 256 Channel HDLC Controller that Supports up to 56 T1 or E1 Lines or Two T3 Lines Preliminary Data Sheet |
OCR Scan |
DS3134 DS3134 DS21FF42 DS21FT42 |