DRAM 4 MB Search Results
DRAM 4 MB Result Highlights (4)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| CDCV857ADGGG4 |
|
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85 |
|
||
| CDCV857ADGGR |
|
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85 |
|
||
| CDCV857ADGG |
|
2.5V SSTL-II Phase Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications 48-TSSOP 0 to 85 |
|
||
| CDCVF2505DG4 |
|
PLL Clock Driver for Synch. DRAM & Gen. Purp. Apps W/Spread Spectrum Compatibility, Power Down Mode 8-SOIC -40 to 85 |
|
|
DRAM 4 MB Price and Stock
ADLINK Technology Inc SDRAM 144P PC133 512MBMemory Modules SDRAM PC133, 512MB, 32Mx16, SO-DIMM 144P, 3.3V, Rank:1, CL3, Non-ECC, OP Temp:0 70, Fix Die:Yes(J-die), PROMOS chip(32Mx16) |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
SDRAM 144P PC133 512MB |
|
Get Quote | ||||||||
| SDRAM 144P PC133 512MB |
|
Get Quote | |||||||||
DRAM 4 MB Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: MT4C4M4B1 S 4 MEG X 4 DRAM MICRON I TECHNOLOGY, INC. DRAM 4 MEG x 4 DRAM 2K REFRESH, 5.0V, FAST PAGE MODE, OPTIONAL SELF REFRESH FEATURES • JEDEC- and industry-standard x4 pinout, timing, functions and packages • High-performance CMOS silicon-gate process |
OCR Scan |
230mW 048-cycle 24/26-Pin | |
xdr rambus
Abstract: xdr elpida
|
Original |
8x16Mx4 512Mb DL-0211 xdr rambus xdr elpida | |
C1A13
Abstract: LR3000 DRAM controller dram memory 256kx4 lad2 5v LB03 LR3202A LR3203 LR3205 LR32D04
|
OCR Scan |
LR3203 LR3203 LR32D04 C1A13 LR3000 DRAM controller dram memory 256kx4 lad2 5v LB03 LR3202A LR3205 | |
mb8504e032aaContextual Info: To Top / Lineup / Index FUJITSU SEMICONDUCTOR DATA SHEET DS05-11240-2E MEMORY 4 M x 32 BIT HYPER PAGE MODE DRAM MODULE MB8504E032AA-60/-70 4 M × 32 Bit Hyper Page Mode DRAM Module, 5 V, 1-bank • DESCRIPTION The Fujitsu MB8504E032AA is a fully decoded, CMOS dynamic random access memory DRAM module |
Original |
DS05-11240-2E MB8504E032AA-60/-70 MB8504E032AA MB8117405A F9803 | |
|
Contextual Info: V, M in n n N I m t 4C4M4Ai / b i 4 MEG X 4 DRAM 4 MEG x 4 DRAM DRAM FEATURES • Industry-standard x4 pinout, timing, functions and packages • High-performance CMOS silicon-gate process • Single power supply: +5V *10% • Low power, 3mW standby; 200mW active, typical Al |
OCR Scan |
200mW 048-cycle 096-cycle Q1113Ã | |
|
Contextual Info: HB56UW472EJN Series, HB56UW464EJN Series HB56UW472EJN 32 MB Unbuffered EDO DRAM DIMM 4-Mword X 72-bit, 4 k Refresh, 1-Bank Module 18 pcs of 4 M X 4 Components HB56UW464EJN 32 MB Unbuffered EDO DRAM DIMM 4-Mword X 64-bit, 4 k Refresh, 1-Bank Module (16 pcs of 4 M X 4 Components) |
OCR Scan |
HB56UW472EJN HB56UW464EJN 72-bit, 64-bit, ADE-203-718C HB56UW472EJN, | |
Hitachi DSA00164
Abstract: Nippon capacitors
|
Original |
HB56UW472EJN HB56UW464EJN HB56UW472EJN 72-bit, HB56UW464EJN 64-bit, ADE-203-718C HB56UW472EJN, Hitachi DSA00164 Nippon capacitors | |
1170 T
Abstract: 24C02 HB56UW464EJN HB56UW472EJN HB56UW472EJN-5 HB56UW472EJN-5L HB56UW472EJN-6 HB56UW472EJN-6L HB56UW472EJN-7 HM51W16405
|
Original |
HB56UW472EJN HB56UW464EJN HB56UW472EJN 72-bit, HB56UW464EJN 64-bit, ADE-203-718C HB56UW472EJN, 1170 T 24C02 HB56UW472EJN-5 HB56UW472EJN-5L HB56UW472EJN-6 HB56UW472EJN-6L HB56UW472EJN-7 HM51W16405 | |
|
Contextual Info: IS42S46400A 4-bank x 16,777,216 - word x 4-bit IS42S83200A (4-bank x 8,388,608 - word x 8-bit) IS42S16160A (4-bank x 4,194,304 - word x 16-bit) ISSI 256 Mb Synchronous DRAM AUGUST 2004 DESCRIPTION IS42S46400A is organized as 4-bank x 16,777,216-word x 4-bit Synchronous DRAM with LVTTL interface and |
Original |
IS42S46400A IS42S83200A IS42S16160A 16-bit) IS42S46400A 216-word IS42S83200A 608-word IS42S16160A 304-word | |
|
Contextual Info: IS42S46400A 4-bank x 16,777,216 - word x 4-bit IS42S83200A (4-bank x 8,388,608 - word x 8-bit) IS42S16160A (4-bank x 4,194,304 - word x 16-bit) ISSI 256 Mb Synchronous DRAM AUGUST 2004 DESCRIPTION IS42S46400A is organized as 4-bank x 16,777,216-word x 4-bit Synchronous DRAM with LVTTL interface and |
Original |
IS42S46400A IS42S83200A IS42S16160A 16-bit) IS42S46400A 216-word IS42S83200A 608-word IS42S16160A 304-word | |
|
Contextual Info: IS42S46400A 4-bank x 16,777,216 - word x 4-bit IS42S83200A (4-bank x 8,388,608 - word x 8-bit) IS42S16160A (4-bank x 4,194,304 - word x 16-bit) ISSI 256 Mb Synchronous DRAM AUGUST 2004 DESCRIPTION IS42S46400A is organized as 4-bank x 16,777,216-word x 4-bit Synchronous DRAM with LVTTL interface and |
Original |
IS42S46400A IS42S83200A IS42S16160A 16-bit) IS42S46400A 216-word IS42S83200A 608-word IS42S16160A 304-word | |
|
Contextual Info: November 1995 Edition 1.0 FUJITSU PRODUCT PROFILE SHEET M B 8 5 3 4 4 C -6 0 /-7 0 CMOS 2M X 32 Hyper Page Mode DRAM Module CMO S 2,097,152 x 32 Bit Hyper Page M ode DRAM Module The Fujitsu MB85344C is a fully decoded, CMOS dynamic random access memory DRAM module consisting of sixteen MB814405C devices. The MB85344C is |
OCR Scan |
MB85344C MB814405C 024-bit MB85344 72050S-1C | |
MSM514262
Abstract: MSM514262-10 MSM514262-70 MSM514262-80 ZIP28-P-400 I04/TEST1
|
OCR Scan |
MSM514262 144-Word MSM514262 512-words MSM514262-10 MSM514262-70 MSM514262-80 ZIP28-P-400 I04/TEST1 | |
SBS IN CIRCUIT
Abstract: Nippon capacitors
|
OCR Scan |
HB56A832BS/SBS, HB56A432BR/SBR HB56A832BS/SBS 32-bit, ADE-203-728B 16-Mbit SBS IN CIRCUIT Nippon capacitors | |
|
|
|||
*81c4256a
Abstract: wl4p d20011
|
OCR Scan |
MB81C4256A-70L/-80L/-10L MB81C4256A JV0058-916J3 IC-08253-2-91-DS *81c4256a wl4p d20011 | |
Hitachi DSA00164
Abstract: Nippon capacitors
|
Original |
HB56A832BS/SBS, HB56A432BR/SBR HB56A832BS/SBS 32-bit, HB56A432BR/SBR ADE-203-728C HB56A832BS/SBS 16-Mbit HM5117400) Hitachi DSA00164 Nippon capacitors | |
T4312816BContextual Info: tm TE CH T4312816B SDRAM 2M x 16bit x 4Banks Synchronous DRAM 8M x 16 SDRAM FEATURES GRNERAL DESCRIPTION • The T4312816B SDRAM is a high-speed CMOS synchronous DRAM containing 128 Mbits. It is internally configured as 4 Banks of 2M word x 16 DRAM with a |
Original |
T4312816B 16bit T4312816B | |
|
Contextual Info: MT4C4007J L 1 MEG X 4 DRAM (M IC R O N 1 MEG x 4 DRAM DRAM 5V, EDO PAGE MODE, OPTIONAL EXTENDED REFRESH PIN ASSIGNMENT (Top View) • • • • • Single +5V ±10% power supply JEDEC-standard pinout and packages High-performance CMOS silicon-gate process |
OCR Scan |
MT4C4007J 024-cycle 128ms 20/26-Pin | |
hb56d436br
Abstract: HB56D436BR-6
|
OCR Scan |
HB56D436BR/SBR-6B/7B/8B 304-Word 35-Sit HB56D436 16-Mbit HM5117400BS) HM514100CS) 72-pin hb56d436br HB56D436BR-6 | |
D74HA3.7A-C
Abstract: E74HA3.7A-C MS163-2 A52HA3.7A-C
|
OCR Scan |
HB56D436BT/SBT-6AC/7AC/8AC 304-Word 36-Bit HB56D436 16-Mbit HM5117400AS) HM514100CS) 72-pin D74HA3.7A-C E74HA3.7A-C MS163-2 A52HA3.7A-C | |
|
Contextual Info: PRELIMINARY - - FUJITSU April 1996 Edition 2.1 PRODUCT PROFILE SHEET MB 8 1 4 4 0 0 C- 60/-70 CMOS 1 M X 4 BIT FAST PAGE MODE DRAM CMOS 1,048,576 x 4 bit Fast Page M ode Dynamic RAM The Fujitsu M B814400C is a fully decoded CM OS Dynamic RAM DRAM that contains 4,194,304 |
OCR Scan |
B814400C MB814400C DS05-10176-2E | |
|
Contextual Info: -.¿ J D S 0 5 -1 0 1 4 4 -5 E MEMORY CMOS 1 M x 4 BIT FAST PAGE MODE DRAM MB814400A-60/-70/-80 CMOS 1,048,576 x 4 bit Fast Page Mode Dynamic RAM • DESCRIPTION The Fujitsu MB814400A is a fully decoded CMOS Dynamic RAM DRAM that contains a total of 4,194,304 |
OCR Scan |
MB814400A-60/-70/-80 MB814400A 024-bits MB814400A MB814400A-60/M B814400A-70/MB814400A-80 FPT-26P-M02) F26002S-3C-3 | |
HB56D436BR-6A
Abstract: HB56D436SBR-7AC HB56D436 HM5117400AS HB56D436BR-7A HB56D436BR-6AC HB56D436SBR-7A
|
Original |
HB56D436 304-word 36-bit 16-Mbit HM5117400AS) HM514100BS/CS) 72-pin HB56D436BR-6A HB56D436SBR-7AC HM5117400AS HB56D436BR-7A HB56D436BR-6AC HB56D436SBR-7A | |
Hitachi DSA00164
Abstract: Nippon capacitors
|
Original |
HB56U832 HB56U432 HB56U832B/SB 32-bit, HB56U432B/SB ADE-203-736B 16-Mbit HM5117405) Hitachi DSA00164 Nippon capacitors | |