Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    DMO 365 RN Search Results

    DMO 365 RN Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    4080KB

    Contextual Info: XRT83SL30 SINGLE-CHANNEL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR JUNE 2006 REV. 1.0.1 GENERAL DESCRIPTION The XRT83SL30 is a fully integrated single-channel short-haul line interface unit for T1 1.544Mbps 100Ω, E1(2.048Mbps) 75Ω or 120Ω and J1 110Ω


    Original
    XRT83SL30 XRT83SL30 544Mbps) 048Mbps) TAN-058, GR-1089 TAN-057, TAN-059, 4080KB PDF

    Contextual Info: XRT83L30 SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR JUNE 2004 REV. 1.0.0 GENERAL DESCRIPTION The XRT83L30 is a fully integrated single-channel long-haul and short-haul line interface unit for T1 1.544Mbps 100Ω, E1(2.048Mbps) 75Ω or 120Ω


    Original
    XRT83L30 XRT83L30 544Mbps) 048Mbps) 772kHz 1024kHz PDF

    dmo 365 r

    Abstract: B4S2 XRT83L30 XRT83L30IV 75E11
    Contextual Info: XRT83L30 SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR JUNE 2006 REV. 1.0.1 GENERAL DESCRIPTION The XRT83L30 is a fully integrated single-channel long-haul and short-haul line interface unit for T1 1.544Mbps 100Ω, E1(2.048Mbps) 75Ω or 120Ω


    Original
    XRT83L30 XRT83L30 544Mbps) 048Mbps) 772kHz 1024kHz dmo 365 r B4S2 XRT83L30IV 75E11 PDF

    Contextual Info: XRT83L30 SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR JUNE 2006 REV. 1.0.1 GENERAL DESCRIPTION The XRT83L30 is a fully integrated single-channel long-haul and short-haul line interface unit for T1 1.544Mbps 100Ω, E1(2.048Mbps) 75Ω or 120Ω


    Original
    XRT83L30 XRT83L30 544Mbps) 048Mbps) 772kHz 1024kHz TAN-057, TAN-059, PDF

    0x1758

    Abstract: dmo 365 r dmo 365 17X17 GR-253 GR-499-CORE XRT79L71 XRT79L71IB CIRCUIT DIAGRAM UPS 775 intel
    Contextual Info: XRT79L71 1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC JUNE 2007 GENERAL DESCRIPTION The XRT79L71 is a single channel, ATM UNI/PPP Physical Layer Processor with integrated DS3/E3 framing controller and Line Interface Unit with Jitter Attenuator that is designed to support ATM direct


    Original
    XRT79L71 XRT79L71 0x1758 dmo 365 r dmo 365 17X17 GR-253 GR-499-CORE XRT79L71IB CIRCUIT DIAGRAM UPS 775 intel PDF

    GR-499-CORE

    Abstract: dmo 365 r 17X17 GR-253 XRT79L71 XRT79L71IB CIRCUIT DIAGRAM UPS HDLC HDB3 AMI ENCODER DECODER
    Contextual Info: PRELIMINARY XRT79L71 1-CHANNEL DS3/E3 CLEAR-CHANNEL FRAMER/LIU COMBO - REGISTER/ OCTOBER 2010 GENERAL DESCRIPTION REV. P2.0.0 • Receiver Monitor mode handles up to 20 dB flat loss with 6 dB cable attenuation The XRT79L71 is a single channel, integrated DS3/


    Original
    XRT79L71 XRT79L71 GR-499-CORE dmo 365 r 17X17 GR-253 XRT79L71IB CIRCUIT DIAGRAM UPS HDLC HDB3 AMI ENCODER DECODER PDF

    4558AM

    Abstract: dmo 465
    Contextual Info: XRT72L52 TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER OCTOBER 2006 REV. 1.0.3 GENERAL DESCRIPTION The XRT72L52, Two Channel DS3/E3 Framer IC is designed to accept user data from the Terminal Equipment and insert this data into the payload bitfields within an outbound DS3/E3 Data Stream.


    Original
    XRT72L52 XRT72L52, XRT72L52 DS3-M13, XRT72L52IQ-F PQFP160 31-Jul-09 4558AM dmo 465 PDF

    dmo 365 r

    Abstract: DMO 365 IC XD 5252 F NAIS 210 RELAY deal marx TTB-11 datasheet relay NAIS 5v 5 pin 5v relay nais 5 pin data sheet DS3-M13 XRT72L52
    Contextual Info: xr XRT72L52 TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER FEBRUARY 2005 REV. 1.0.1 GENERAL DESCRIPTION The XRT72L52, Two Channel DS3/E3 Framer IC is designed to accept user data from the Terminal Equipment and insert this data into the payload bitfields within an outbound DS3/E3 Data Stream. Further, the Framer is also designed to receive an inbound DS3/E3 Data Stream from the Remote Terminal Equipment and extract out the user data.


    Original
    XRT72L52 XRT72L52, XRT72L52 DS3-M13, dmo 365 r DMO 365 IC XD 5252 F NAIS 210 RELAY deal marx TTB-11 datasheet relay NAIS 5v 5 pin 5v relay nais 5 pin data sheet DS3-M13 PDF

    0X1F65

    Abstract: 0X1121
    Contextual Info: xr PRELIMINARY XRT79L71 1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - REGISTER/MAP DESCRIPTION OCTOBER 2005 GENERAL DESCRIPTION The XRT79L71 is a single channel, ATM UNI/PPP Physical Layer Processor with integrated DS3/E3 framing controller and Line Interface Unit with Jitter


    Original
    XRT79L71 XRT79L71 0X1F65 0X1121 PDF

    dmo 365 rn

    Abstract: DMO36 dmo 365 r IC TX 434 HDB3 AMI ENCODER DECODER t90 series DS3-M13 XRT7250 XRT7250IQ difference between 8051 and 8052 microcontroller
    Contextual Info: áç XRT7250 PRELIMINARY DS3/E3 FRAMER IC MARCH 2000 REV. P1.0.5 GENERAL DESCRIPTION The XRT7250 DS3/E3 Framer IC is designed to accept “User Data” from the Terminal Equipment and insert this data into the “payload” bit-fields within an “outbound” DS3/E3 Data Stream. Further, the Framer


    Original
    XRT7250 XRT7250 DS3-M13, dmo 365 rn DMO36 dmo 365 r IC TX 434 HDB3 AMI ENCODER DECODER t90 series DS3-M13 XRT7250IQ difference between 8051 and 8052 microcontroller PDF

    ic 381

    Abstract: 147il dmo 365 rn Ic 384
    Contextual Info: áç XRT7250 PRELIMINARY DS3/E3 FRAMER IC OCTOBER 2000 REV. P1.0.7 GENERAL DESCRIPTION The XRT7250 DS3/E3 Framer IC is designed to accept “User Data” from the Terminal Equipment and insert this data into the “payload” bit-fields within an “outbound” DS3/E3 Data Stream. Further, the Framer


    Original
    XRT7250 XRT7250 DS3-M13, ic 381 147il dmo 365 rn Ic 384 PDF

    dmo 365 r

    Abstract: IC A 2388 DS3-M13 IC TX 434 dmo 365 rn RT7300 4T701 XRT7250 XRT7250IQ 43a 244
    Contextual Info: áç XRT7250 DS3/E3 FRAMER IC DECEMBER 2000 REV. 1.1.0 GENERAL DESCRIPTION The XRT7250 DS3/E3 Framer IC is designed to accept “User Data” from the Terminal Equipment and insert this data into the “payload” bit-fields within an “outbound” DS3/E3 Data Stream. Further, the Framer


    Original
    XRT7250 XRT7250 DS3-M13, dmo 365 r IC A 2388 DS3-M13 IC TX 434 dmo 365 rn RT7300 4T701 XRT7250IQ 43a 244 PDF

    dmo 365 rn

    Abstract: D72022 HAD00
    Contextual Info: NEC ju P D 7 2 0 2 2 NEC Electronics Inc. Description The fiPD72022 Intelligent Display Processor IDP per­ forms CRT display control and image display data pro­ cessing for text, static pictures, and sprites. Features □ Three display modes: text, semigraphics, graphics


    OCR Scan
    uPD72022 16-color 16-bit 49NR-475B dmo 365 rn D72022 HAD00 PDF

    Contextual Info: áç XRT72L50 PRELIMINARY SINGLE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER JANUARY 2001 REV. P1.1.3 GENERAL DESCRIPTION The XRT72L50, single Channel DS3/E3 Framer IC is designed to accept “User Data” from the Terminal Equipment and insert this data into the “payload” bitfields within an “outbound” DS3/E3 Data Stream. Further, the Framer IC is also designed to receive an “inbound” DS3/E3 Data Stream from the Remote Terminal Equipment and extract out the “User Data”.


    Original
    XRT72L50 XRT72L50, XRT72L50 DS3-M13, PDF

    Relay NAIS Ds

    Abstract: E3252 SG 2368 ATA 2388 ic 393 NAIS tf relay tes 5-2422
    Contextual Info: áç XRT72L50 SINGLE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER OCTOBER 2003 REV. 1.2.1 GENERAL DESCRIPTION The XRT72L50, single Channel DS3/E3 Framer IC is designed to accept user data from the Terminal Equipment and insert this data into the payload bitfields within an outbound DS3/E3 Data Stream. Further, the Framer IC is also designed to receive an inbound DS3/E3 Data Stream from the Remote Terminal Equipment and extract out the user data.


    Original
    XRT72L50 XRT72L50, XRT72L50 DS3-M13, XRT72L50IQ-F PQFP100 01-Aug-09 Relay NAIS Ds E3252 SG 2368 ATA 2388 ic 393 NAIS tf relay tes 5-2422 PDF

    SDH 209

    Abstract: DMO 565 R SCR PIN CONFIGURATION CHN 035 CHN G4 309 telephone schemes sa8316 dmo 265 CHN G4 329
    Contextual Info: xr XRT86VL38 PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO MARCH 2005 REV. P1.0.6 GENERAL DESCRIPTION The XRT86VL38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy .


    Original
    XRT86VL38 XRT86VL38 SDH 209 DMO 565 R SCR PIN CONFIGURATION CHN 035 CHN G4 309 telephone schemes sa8316 dmo 265 CHN G4 329 PDF

    dmo 265 r

    Abstract: t59b
    Contextual Info: xr XRT72L50 SINGLE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER MAY 2003 REV. 1.2.0 GENERAL DESCRIPTION The XRT72L50, single Channel DS3/E3 Framer IC is designed to accept user data from the Terminal Equipment and insert this data into the payload bitfields within an outbound DS3/E3 Data Stream. Further, the Framer IC is also designed to receive an inbound DS3/E3 Data Stream from the Remote Terminal Equipment and extract out the user data.


    Original
    XRT72L50 XRT72L50, XRT72L50 DS3-M13, XRT72LCorporation dmo 265 r t59b PDF

    r4363

    Abstract: CP Clare RELAY dmo 465 IC 404
    Contextual Info: áç XRT72L53 PRELIMINARY THREE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER JANUARY 2001 REV. P1.1.6 GENERAL DESCRIPTION The XRT72L53, 3 Channel DS3/E3 Framer IC is designed to accept User Data from the Terminal Equipment and insert this data into the Payload bit-fields


    Original
    XRT72L53 XRT72L53, XRT72L53 DS3-M13, r4363 CP Clare RELAY dmo 465 IC 404 PDF

    Rx1302

    Abstract: r4363 dmo 265
    Contextual Info: áç XRT72L50 PRELIMINARY SINGLE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER JANUARY 2001 REV. P1.1.2 GENERAL DESCRIPTION The XRT72L50, single Channel DS3/E3 Framer IC is designed to accept “User Data” from the Terminal Equipment and insert this data into the “payload” bitfields within an “outbound” DS3/E3 Data Stream. Further, the Framer IC is also designed to receive an “inbound” DS3/E3 Data Stream from the Remote Terminal Equipment and extract out the “User Data”.


    Original
    XRT72L50 XRT72L50, XRT72L50 DS3-M13, Rx1302 r4363 dmo 265 PDF

    dmo 365 r

    Abstract: datasheet relay NAIS 5v 5 pin NAIS Relay 5v bi directional dc motor speed controller NAIS 210 NAIS 210 RELAY 5v relay nais 5 pin data sheet DS3-M13 sha t90 T79 code marking
    Contextual Info: áç XRT72L53 PRELIMINARY THREE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER FEBRUARY 2001 REV. P1.1.7 GENERAL DESCRIPTION The XRT72L53, 3 Channel DS3/E3 Framer IC is designed to accept User Data from the Terminal Equipment and insert this data into the Payload bit-fields


    Original
    XRT72L53 XRT72L53, XRT72L53 DS3-M13, dmo 365 r datasheet relay NAIS 5v 5 pin NAIS Relay 5v bi directional dc motor speed controller NAIS 210 NAIS 210 RELAY 5v relay nais 5 pin data sheet DS3-M13 sha t90 T79 code marking PDF

    NAIS Relay 5v 8 PIN

    Abstract: dmo 465 dmo 265
    Contextual Info: áç XRT72L53 PRELIMINARY THREE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER DECEMBER 2000 REV. P1.0.4 GENERAL DESCRIPTION The XRT72L53, 3 Channel DS3/E3 Framer IC is designed to accept User Data from the Terminal Equipment and insert this data into the Payload bit-fields


    Original
    XRT72L53 XRT72L53, XRT72L53 DS3-M13, NAIS Relay 5v 8 PIN dmo 465 dmo 265 PDF

    dmo 465

    Abstract: iC 458 datasheet relay NAIS 5v 5 pin M25-A dmo 365 dmo 365 r NAIS 210 RELAY NAIS Relay 5v DS3-M13 XRT72L56
    Contextual Info: áç XRT72L56 PRELIMINARY SIX CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER JANUARY 2001 REV. P1.1.2 GENERAL DESCRIPTION The Microprocessor Interface is used to configure the Framer in different operating modes and monitor the performance of the Framer. The XRT72L56, 6 Channel DS3/E3 Framer is designed to accept “User Data” from the Terminal


    Original
    XRT72L56 XRT72L56, XRT72L56 dmo 465 iC 458 datasheet relay NAIS 5v 5 pin M25-A dmo 365 dmo 365 r NAIS 210 RELAY NAIS Relay 5v DS3-M13 PDF

    dmo 365 r

    Abstract: dmo 465 48M0 61U2 datasheet relay NAIS 5v 5 pin 232112 dmo 365 y12 t 134 t90 series DS3-M13
    Contextual Info: áç XRT72L53 PRELIMINARY THREE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER MAY 2001 REV. P1.1.8 GENERAL DESCRIPTION The XRT72L53, 3 Channel DS3/E3 Framer IC is designed to accept User Data from the Terminal Equipment and insert this data into the Payload bit-fields


    Original
    XRT72L53 XRT72L53, XRT72L53 DS3-M13, dmo 365 r dmo 465 48M0 61U2 datasheet relay NAIS 5v 5 pin 232112 dmo 365 y12 t 134 t90 series DS3-M13 PDF

    dmo 465

    Abstract: dmo 365 r 74hct00 NAIS 210 RELAY 0X13 DS3-M13 XRT72L54 relay NAIS 5v 5 pin BIP 109 intel 4702
    Contextual Info: áç XRT72L54 PRELIMINARY FOUR CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER JANUARY 2001 REV. P1.1.2 GENERAL DESCRIPTION The XRT72L54, 4 Channel DS3/E3 Framer IC is designed to accept “User Data” from the Terminal Equipment and insert this data into the “payload” bitfields within an “outbound” DS3/E3 Data Stream. Further, the Framer IC is also designed to receive an “inbound” DS3/E3 Data Stream from the Remote Terminal Equipment and extract out the “User Data”.


    Original
    XRT72L54 XRT72L54, XRT72L54 DS3-M13, dmo 465 dmo 365 r 74hct00 NAIS 210 RELAY 0X13 DS3-M13 relay NAIS 5v 5 pin BIP 109 intel 4702 PDF