DMO 365 RN Search Results

4080KB

Contextual Info: XRT83SL30 SINGLE-CHANNEL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR JUNE 2006 REV. 1.0.1 GENERAL DESCRIPTION The XRT83SL30 is a fully integrated single-channel short-haul line interface unit for T1 1.544Mbps 100Ω, E1(2.048Mbps) 75Ω or 120Ω and J1 110Ω

Contextual Info: XRT83L30 SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR JUNE 2004 REV. 1.0.0 GENERAL DESCRIPTION The XRT83L30 is a fully integrated single-channel long-haul and short-haul line interface unit for T1 1.544Mbps 100Ω, E1(2.048Mbps) 75Ω or 120Ω

dmo 365 r

Abstract: B4S2 XRT83L30 XRT83L30IV 75E11
Contextual Info: XRT83L30 SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR JUNE 2006 REV. 1.0.1 GENERAL DESCRIPTION The XRT83L30 is a fully integrated single-channel long-haul and short-haul line interface unit for T1 1.544Mbps 100Ω, E1(2.048Mbps) 75Ω or 120Ω

Contextual Info: XRT83L30 SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR JUNE 2006 REV. 1.0.1 GENERAL DESCRIPTION The XRT83L30 is a fully integrated single-channel long-haul and short-haul line interface unit for T1 1.544Mbps 100Ω, E1(2.048Mbps) 75Ω or 120Ω

0x1758

Abstract: dmo 365 r dmo 365 17X17 GR-253 GR-499-CORE XRT79L71 XRT79L71IB CIRCUIT DIAGRAM UPS 775 intel
Contextual Info: XRT79L71 1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC JUNE 2007 GENERAL DESCRIPTION The XRT79L71 is a single channel, ATM UNI/PPP Physical Layer Processor with integrated DS3/E3 framing controller and Line Interface Unit with Jitter Attenuator that is designed to support ATM direct

4558AM

Abstract: dmo 465
Contextual Info: XRT72L52 TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER OCTOBER 2006 REV. 1.0.3 GENERAL DESCRIPTION The XRT72L52, Two Channel DS3/E3 Framer IC is designed to accept user data from the Terminal Equipment and insert this data into the payload bitfields within an outbound DS3/E3 Data Stream.

dmo 365 r

Abstract: DMO 365 IC XD 5252 F NAIS 210 RELAY deal marx TTB-11 datasheet relay NAIS 5v 5 pin 5v relay nais 5 pin data sheet DS3-M13 XRT72L52
Contextual Info: xr XRT72L52 TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER FEBRUARY 2005 REV. 1.0.1 GENERAL DESCRIPTION The XRT72L52, Two Channel DS3/E3 Framer IC is designed to accept user data from the Terminal Equipment and insert this data into the payload bitfields within an outbound DS3/E3 Data Stream. Further, the Framer is also designed to receive an inbound DS3/E3 Data Stream from the Remote Terminal Equipment and extract out the user data.

0X1F65

Abstract: 0X1121
Contextual Info: xr PRELIMINARY XRT79L71 1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - REGISTER/MAP DESCRIPTION OCTOBER 2005 GENERAL DESCRIPTION The XRT79L71 is a single channel, ATM UNI/PPP Physical Layer Processor with integrated DS3/E3 framing controller and Line Interface Unit with Jitter

ic 381

Abstract: 147il dmo 365 rn Ic 384
Contextual Info: áç XRT7250 PRELIMINARY DS3/E3 FRAMER IC OCTOBER 2000 REV. P1.0.7 GENERAL DESCRIPTION The XRT7250 DS3/E3 Framer IC is designed to accept “User Data” from the Terminal Equipment and insert this data into the “payload” bit-fields within an “outbound” DS3/E3 Data Stream. Further, the Framer

dmo 365 rn

Abstract: D72022 HAD00
Contextual Info: NEC ju P D 7 2 0 2 2 NEC Electronics Inc. Description The fiPD72022 Intelligent Display Processor IDP per­ forms CRT display control and image display data pro­ cessing for text, static pictures, and sprites. Features □ Three display modes: text, semigraphics, graphics

Contextual Info: áç XRT72L50 PRELIMINARY SINGLE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER JANUARY 2001 REV. P1.1.3 GENERAL DESCRIPTION The XRT72L50, single Channel DS3/E3 Framer IC is designed to accept “User Data” from the Terminal Equipment and insert this data into the “payload” bitfields within an “outbound” DS3/E3 Data Stream. Further, the Framer IC is also designed to receive an “inbound” DS3/E3 Data Stream from the Remote Terminal Equipment and extract out the “User Data”.

dmo 365 r

Abstract: ATA 2388 dmo 265 r datasheet relay NAIS 5v 5 pin marx and generator IC ATA 2388 RELAY AG 105 21 Esart NAIS 210 RELAY DS3-M13
Contextual Info: áç XRT72L50 SINGLE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER OCTOBER 2003 REV. 1.2.1 GENERAL DESCRIPTION The XRT72L50, single Channel DS3/E3 Framer IC is designed to accept user data from the Terminal Equipment and insert this data into the payload bitfields within an outbound DS3/E3 Data Stream. Further, the Framer IC is also designed to receive an inbound DS3/E3 Data Stream from the Remote Terminal Equipment and extract out the user data.

Relay NAIS Ds

Abstract: E3252 SG 2368 ATA 2388 ic 393 NAIS tf relay tes 5-2422
Contextual Info: áç XRT72L50 SINGLE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER OCTOBER 2003 REV. 1.2.1 GENERAL DESCRIPTION The XRT72L50, single Channel DS3/E3 Framer IC is designed to accept user data from the Terminal Equipment and insert this data into the payload bitfields within an outbound DS3/E3 Data Stream. Further, the Framer IC is also designed to receive an inbound DS3/E3 Data Stream from the Remote Terminal Equipment and extract out the user data.

SDH 209

Abstract: DMO 565 R SCR PIN CONFIGURATION CHN 035 CHN G4 309 telephone schemes sa8316 dmo 265 CHN G4 329
Contextual Info: xr XRT86VL38 PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO MARCH 2005 REV. P1.0.6 GENERAL DESCRIPTION The XRT86VL38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy .

r4363

Abstract: CP Clare RELAY dmo 465 IC 404
Contextual Info: áç XRT72L53 PRELIMINARY THREE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER JANUARY 2001 REV. P1.1.6 GENERAL DESCRIPTION The XRT72L53, 3 Channel DS3/E3 Framer IC is designed to accept User Data from the Terminal Equipment and insert this data into the Payload bit-fields

Rx1302

Abstract: r4363 dmo 265
Contextual Info: áç XRT72L50 PRELIMINARY SINGLE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER JANUARY 2001 REV. P1.1.2 GENERAL DESCRIPTION The XRT72L50, single Channel DS3/E3 Framer IC is designed to accept “User Data” from the Terminal Equipment and insert this data into the “payload” bitfields within an “outbound” DS3/E3 Data Stream. Further, the Framer IC is also designed to receive an “inbound” DS3/E3 Data Stream from the Remote Terminal Equipment and extract out the “User Data”.

NAIS Relay 5v 8 PIN

Abstract: dmo 465 dmo 265
Contextual Info: áç XRT72L53 PRELIMINARY THREE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER DECEMBER 2000 REV. P1.0.4 GENERAL DESCRIPTION The XRT72L53, 3 Channel DS3/E3 Framer IC is designed to accept User Data from the Terminal Equipment and insert this data into the Payload bit-fields

dmo 465

Abstract: iC 458 datasheet relay NAIS 5v 5 pin M25-A dmo 365 dmo 365 r NAIS 210 RELAY NAIS Relay 5v DS3-M13 XRT72L56
Contextual Info: áç XRT72L56 PRELIMINARY SIX CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER JANUARY 2001 REV. P1.1.2 GENERAL DESCRIPTION The Microprocessor Interface is used to configure the Framer in different operating modes and monitor the performance of the Framer. The XRT72L56, 6 Channel DS3/E3 Framer is designed to accept “User Data” from the Terminal

dmo 465

Abstract: dmo 365 r 74hct00 NAIS 210 RELAY 0X13 DS3-M13 XRT72L54 relay NAIS 5v 5 pin BIP 109 intel 4702
Contextual Info: áç XRT72L54 PRELIMINARY FOUR CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER JANUARY 2001 REV. P1.1.2 GENERAL DESCRIPTION The XRT72L54, 4 Channel DS3/E3 Framer IC is designed to accept “User Data” from the Terminal Equipment and insert this data into the “payload” bitfields within an “outbound” DS3/E3 Data Stream. Further, the Framer IC is also designed to receive an “inbound” DS3/E3 Data Stream from the Remote Terminal Equipment and extract out the “User Data”.

dmo 365 rn

Abstract: AM2960DC T-55 SOCO
Contextual Info: Am2960/Am2960A 16-Bit Error Detection and Correction Unit ADVANCED INFORMATION DISTINCTIVE CHARACTERISTICS Boosts Memory Reliability Corrects all single-bit errors. Detects all double and some triple-bit errors. Reliability of dynamic RAM systems is increased more than 60-fold.

m12g

Abstract: 3327-1 dmo 365 r dmo 265 r I148
Contextual Info: áç XRT72L13 PRELIMINARY M13 MULTIPLEXER/CLEAR CHANNEL DS3 FRAMER IC SEPTEMBER 2000 REV. P1.0.5 GENERAL DESCRIPTION The XRT72L13 is a fully integrated, low power, Multiplexer/Framer IC which performs Multiplexing/Demutiplexing of 28 DS1or 21 E1 signals into/from a

Contextual Info: Am2960/Am2960-1 /Am2960A Advanced Micro Devices Cascadable 16-Bit Error Detection and Correction Unit DISTINCTIVE CHARACTERISTICS Boosts Memory Reliability Corrects all single-bit errors. Detects all double and some triple-bit errors. Very High Speed Perfect for MOS microprocessor, minicomputer, and

MAX2852

Abstract: AM2960
Contextual Info: Am2960/Am2960-1 /Am2960A Advanced Micro Devices Cascadable 16-Bit Error Detection and Correction Unit DISTINCTIVE CHARACTERISTICS Boosts Memory Reliability Corrects all single-bit errors. Detects all double and some triple-bit errors. Very High Speed Perfect or MOS microprocessor, minicomputer, and

FS DMO 365 RN

Abstract: mxj A1 connector LS 2027 audio amp MA81C WDA42 lx4 d09 st3pc 13T4 0601N D1661
Contextual Info: Model : F17P R:1 Intel Pentium 4 LGA775 +PT880+VIA8235 C E PCB STACK UP LAY1 LAY 2 LAY 3 LAY 4 LAY 5 LAY 6 LAY 7 LAY 8 LAY 9 LAY10 TOP GND INI IN2 GND1 VCC IN3 IN4 GND2 BOTTOM Revision History A O R IG IN A L RE LEA SE fe . cCL V?, o . ^ •Pff' j L