DM74ALS166 Search Results

d6060

Abstract: D-B20M 102578
Contextual Info: DM74ALS166 8-Bit Parallel Load Shift Register General Description able or clock inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be freerunning, and the register can be stopped on command with

Contextual Info: co to ADVANCE INFORMATION National MjA Semiconductor DM54ALS166/DM74ALS166 8-Bit Parallel Load Shift Registers General Description These parallel-in or serial-in, serial-out shift registers feature gated clock inputs and an overriding clear input. All inputs