DIA112 Search Results

Contextual Info: H D 74A C 165/H D 74A C T 165 # P a r a lle llo a d 8-bit Shift Register Description Pin Assignment This 8-bit serial shift register shifts data from Qa to Q h when clocked, Parallel inputs to each stage are enabled by a low level at the Shift/Load Input.

ow C541

Abstract: C541
Contextual Info: H D74AC540/H D74ACT540 HD74AC541 /HD74ACT541 •ffiSffi'.Ä?'"' Description The H D 74A C540/H D 74A CT540 and H D 74A C541/ H D 74ACT541 are octal buffer/line drivers designed to be em ployed as memory and address drivers, clock drivers and bus oriented transmitter/receivers.

004II

Contextual Info: H D 7 4 A C 1 0 9 / H D 7 4 A C T 1 0 9 *r;“ho„Po’ ”Ed°”T,s»«*d Description The HD74AC109/HD74ACT109 consists of two high­ speed completely independent transition clocked JK flipflops. The clocking operaiton is independent of rise and fall times of the clock waveform. The JK design allows

HD74ACT670

Abstract: PD245
Contextual Info: H D 7 4 A C 6 7 0 /H D 7 4 A C T 6 7 0 *i£i S S « Description Pin Assignment The HD74AC670/HD74ACT670 contains 16 high speed, low power, transparent D-type latches arranged as four words o f four bits each, to function as a 4 x 4 register file. Separate read and write

74AC181

Abstract: 74ACT181 004II 225si HD74AC181
Contextual Info: HD74AC181/HD74ACT181 Description Pin Assignment I-1-S ./ The H D 74A C 181/H D 74A C T181 is a 4-bit A rith­ m etic logic U nit ALU w hich can perform all the possible 16 logic operations on tw o variables and a variety o f arithm etic operations. • O u tputs Source/Sink 24 mA

Contextual Info: H D 7 4 A C 3 7 4 / H D 7 4 A C T 3 7 4 •SSiarSK?' Description Pin Assignment T he H D 74A C 374/H D 74A C T374 is a high-speed, low -power octal D -type flip-flop featuring separate D -type inputs fo r each flip-flop and 3-state o u tp u ts fo r bus-oriented applications. A buffered Clock

Contextual Info: I l n 7 ^ A p <| O Q A r i U / * t M V / I # D u a l Retriggerable Resettable Multivibrator Description Preliminary Pin Assignment Each half o f th e H D 74AC123A features retrigger­ able capability, com plem entary dc level triggering and overriding D irect Clear. When a circuit is in the

74AC221

Abstract: 004II
Contextual Info: IBr\T jy A OO1* Dual Monostable Multivibrator I J / “fr/ A W f c f c I n Preliminary with Schmitt Trigger Input. Description Pin Assignment Each m ultivibrator features bo th a negative, A, and a positive, B, transition triggered input, either o f w hich can be used as an inhibit. Also included is a

HD74AC574

Abstract: 004II
Contextual Info: H D 7 4 A C 5 7 4 / H D 7 4 A C T 5 7 4 'S ' S K " Description Pin Assignment T he H D 74A C 574/H D 74A C T574 is a high-speed, low pow er octal flip-flop w ith a buffered com m on Clock CP and a buffered com m on O u tp u t Enable (0 Ë ). T he inform ation presented to th e D in p u ts is

Contextual Info: HD74AC74/HD74ACT74 Description Triggered^ flip-Flop Pin Assignment T he H D 74A C 74/H D 74A C T74 is a dual D -type flipflop w ith A synchronous Clear and Set inputs and com plem entary Q, Q o u tp u ts. In fo rm atio n a t th e in p u t is transferred to th e o u tp u ts on th e positive

Contextual Info: H D 7 4 A C 6 4 8 /H D 7 4 A C T 6 4 8 r Ä Description Pin Assignment The HD74AC648/HD74ACT648 consists of re­ gistered bus transceiver circuits, with outputs, D-type flip-flops and control circuitry providing multiplexed transmission of data directly from the

Contextual Info: HD74AC107/HD74ACT107 Description with Separate Clear and Clock Pin Assignment The HD74AC107/HD74ACT107 dual JK master/ slave flip-flops have a separate clock for each flipflop. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the

74ac151

Contextual Info: H D 7 4 A C 1 5 1 / H D 7 4 A C T 1 5 1 * /D em u ltip lex er Description Pin Assignment The H D 74A C 151/H D 74A C T151 is a high-speed 8-input digital m ultiplexer. It provides, in one package, th e ability to select one line o f data from up to eight sources.

004II

Contextual Info: HD74AC381 /HD74ACT381 .* Bit Arithmetic Logic Unit Prelim inary Description Pin Assignment The HD74AC381/HD74ACT381 performs three arithmetic and three logic operations on tw o 4-bit words, A and B. Two additional select input codes force the function outputs Low or High. Carry

Contextual Info: HD 74AC244/H D 74ACT244•¡SÄEStE"' Description T he H D 74A C 244/H D 74A C T244 is an octal buffer and line driver designed to be em ployed as a m em ory address driver, clock driver and busoriented transm itter/receiver which provides im ­ proved PC board density.