ISO9141-2
Abstract: altera de2 board stepper motor verilog code for stepper motor cyclone II stepper motor controller OBDII to usb ISO-9141-2 de2 video image processing altera OBDII vga connector de2 using NIOS circuit diagram of wireless camera
Contextual Info: Police Vehicle Support System with Wireless Auto-Tracking Camera First Prize Police Vehicle Support System with Wireless Auto-Tracking Camera Institution: Inha University, Korea Aerospace University, Hongik University Participants: Sung Woong Joo, Ho Seong Suh, Young Je Moon
|
Original
|
iso9141-2altera de2 board stepper motorverilog code for stepper motorcyclone ii stepper motor controller+6obdii to usbiso-9141-2de2 video image processing alteraobdiivga connector de2 using nioscircuit diagram of wireless camera
|
PDF
|
dct verilog code
Abstract: VHDL code DCT vhdl code for matrix multiplication XAPP610 verilog code for matrix multiplication dct algorithm verilog code jpeg encoder vhdl code verilog for 8 point dct in xilinx matrix element addition Vhdl code XAPP208
Contextual Info: Application Note: Virtex-II Series R Video Compression Using DCT Author: Latha Pillai XAPP610 v1.2 April 24, 2002 Summary This application note describes a two-dimensional Discrete Cosine Transform (2D DCT) function implemented on a Xilinx FPGA. The reference design file provides behavioral code for
|
Original
|
xapp610dct verilog codevhdl code dctvhdl code for matrix multiplication+6verilog code for matrix multiplicationdct algorithm verilog codejpeg encoder vhdl codeverilog for 8 point dct in xilinxmatrix element addition vhdl codexapp208
|
PDF
|
PP9094
Abstract: XIP2032 XIP2033 dct algorithm for verilog
Contextual Info: DCT: 2D Forward Discrete Cosine Transform November 30, 2001 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core CAST, Inc. Documentation Design File Formats 11 Stonewall Court Woodcliff Lake, NJ 07677 USA Phone: 201-391-8300
|
Original
|
11-bit12-bit15-bitpp9094+3xip2032xip2033dct algorithm for verilog
|
PDF
|
XIP2012
Abstract: IDCT xilinx
Contextual Info: DCT_FI: Combined 2D Forward/ Inverse Discrete Cosine Transform November 16, 2001 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core CAST, Inc. Documentation Design File Formats 11 Stonewall Court Woodcliff Lake, NJ 07677 USA
|
Original
|
11-bitxip2012idct xilinx |
PDF
|
verilog code for huffman coding
Abstract: huffman encoding and decoding using VHDL jpeg encoder vhdl code huffman decoder verilog X9103 ecs decoder Huffman huffman encoder for source generation rgb yuv Verilog X9102
Contextual Info: X_JPEG CODEC February 28, 2000 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core 300-2908 South Sheridan Way Oakville, ON Canada, L6J 7J8 Phone: +1 905 829 8889 Fax: +1 905 829 0888 E-mail: sales@xentec-inc.com URL: www.xentec-inc.com
|
Original
|
verilog code for huffman codinghuffman encoding and decoding using vhdljpeg encoder vhdl codehuffman decoder verilog+6x9103ecs decoderhuffmanhuffman encoder for source generationrgb yuv verilogx9102
|
PDF
|
huffman encoding and decoding using VHDL
Abstract: verilog code for huffman coding verilog code for 8x8 verilog code for huffman encoding X9103 yuv to rgb Verilog X9102 dct algorithm verilog code vhdl code for huffman decoding VHDL code DCT
Contextual Info: X_JPEG CODEC February 9, 2001 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core 411 E. Plumeria Drive San Jose, CA 95134 USA Phone: +1 408-570-1196 Main: +1 800-894-1900 Fax: +1 408-570-1236 URL: www.insilicon.com E-mail: in-demand@insilicon.comm
|
Original
|
huffman encoding and decoding using vhdlverilog code for huffman codingverilog code for 8x8verilog code for huffman encoding+6x9103yuv to rgb verilogx9102dct algorithm verilog codevhdl code for huffman decodingvhdl code dct
|
PDF
|
verilog code for matrix multiplication
Abstract: XAPP611 30274 verilog for 8 point dct in xilinx idct vhdl code vhdl code for matrix multiplication XAPP610 VHDL code DCT dct algorithm verilog code IDCT xilinx
Contextual Info: Application Note: Virtex-II Series R Video Decompression Using IDCT Author: Latha Pillai XAPP611 v1.1 June 25, 2002 Summary This application note describes a two-dimensional Inverse Discrete Cosine Transform (2D IDCT) function implemented on a Xilinx FPGA. The reference design file provides
|
Original
|
xapp611/xapp208wp113verilog code for matrix multiplication+830274verilog for 8 point dct in xilinxidct vhdl codevhdl code for matrix multiplicationxapp610vhdl code dctdct algorithm verilog codeidct xilinx
|
PDF
|
8 bit sequential multiplier VERILOG
Abstract: AHDL subtractor iir filter butterworth verilog 32 tap fir filter verilog AHDL adder subtractor digital IIR Filter verilog 4-bit AHDL adder subtractor
Contextual Info: Digital Signal Processing January 1996, ver. 1 Introduction in FLEX Devices Product Information Bulletin 23 Designers of digital signal processing DSP applications are often forced to choose between flexibility and performance due to the limited solutions
|
Original
|
8 bit sequential multiplier verilogahdl subtractoriir filter butterworth verilog32 tap fir filter verilog+3ahdl adder subtractordigital iir filter verilog4-bit ahdl adder subtractor
|
PDF
|
16 bit multiplier VERILOG
Abstract: 8 bit sequential multiplier VERILOG yuv to rgb Verilog types of multipliers 8-Bit Microprocessor CPU 8-bit multiplier VERILOG Non-Pipelined processor INTERNAL ARCHITECTURE OF DSP how dsp is used in radar image processing DSP asic
Contextual Info: Digital Signal Processing January 1996, ver. 1 Introduction in FLEX Devices Product Information Bulletin 23 Designers of digital signal processing DSP applications are often forced to choose between flexibility and performance due to the limited solutions
|
Original
|
16 bit multiplier verilog8 bit sequential multiplier verilogyuv to rgb verilogtypes of multipliers+68-bit microprocessor cpu8-bit multiplier verilognon-pipelined processorinternal architecture of dsphow dsp is used in radarimage processing dsp asic
|
PDF
|
verilog for 8 point dct in xilinx
Abstract: XAPP208 fir filter spartan 3 fir filter design using vhdl verilog 2d filter xilinx
Contextual Info: 1-D Discrete Cosine Transform DCT V2.1 March 14, 2002 Product Specification General Description Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com/ipcenter Support: support.xilinx.com Features
|
Original
|
24-bitcom/xapp/xapp208verilog for 8 point dct in xilinxxapp208+3fir filter spartan 3fir filter design using vhdlverilog 2d filter xilinx
|
PDF
|
home security system block diagram
Abstract: automated teller machine design using vhdl verilog code for aes encryption CYLINK verilog code for 32 bit AES encryption block diagram of mri machine Triple DES voice encryption aes ic home security system block diagram using vhdl verilog code for implementation of des
Contextual Info: White Paper: Spartan-II FPGAs R Data Encryption using DES/Triple-DES Functionality in Spartan-II FPGAs Author: Amit Dhir WP115 v1.0 March 9, 2000 Summary Today’s connected society requires secure data encryption devices to preserve data privacy and authentication in critical applications. Of the several data encryption types, Data
|
Original
|
wp115home security system block diagramautomated teller machine design using vhdlverilog code for aes encryption+7cylinkverilog code for 32 bit aes encryptionblock diagram of mri machinetriple desvoice encryption aes ichome security system block diagram using vhdlverilog code for implementation of des
|
PDF
|
verilog code for inverse matrix
Abstract: verilog code for distributed arithmetic verilog matrix inverse IDCT XAPP208 dct verilog code verilog code for image encryption and decryption colour television block diagram C105 XCV600
Contextual Info: Application Note: Virtex Series R XAPP208 v1.1 December 29, 1999 An Inverse Discrete Cosine Transform (IDCT) Implementation in Virtex for MPEG Video Applications Application Note: K. Chaudhary, H. Verma and S. Nag Summary This application note describes an implementation of IDCT in the Virtex family. DCT/IDCT are
|
Original
|
xapp208verilog code for inverse matrixverilog code for distributed arithmeticverilog matrix inverse+6idctdct verilog codeverilog code for image encryption and decryptioncolour television block diagramc105xcv600
|
PDF
|
verilog for 8 point dct in xilinx
Abstract: IEEE1180-1990 IEEE-1180 2-D Discrete Cosine Transform DCT fpga frame by vhdl examples fir filter design using vhdl verilog 2d filter xilinx digital FIR Filter using distributed arithmetic xILINX ISE ALLIANCE SOFTWARE 4.2i
Contextual Info: 2-D Discrete Cosine Transform DCT V2.0 March 14, 2002 Product Specification security services General Description The Discrete Cosine Transform (DCT) is a technique that converts a spatial domain waveform into its constituent frequency components as represented by a set of coefficients.
|
Original
|
verilog for 8 point dct in xilinxieee1180-1990ieee-11802-d discrete cosine transform dct+5fpga frame by vhdl examplesfir filter design using vhdlverilog 2d filter xilinxdigital fir filter using distributed arithmeticxilinx ise alliance software 4.2i
|
PDF
|
verilog code for 2-d discrete wavelet transform
Abstract: XAPP921c simulink universal MOTOR in matlab turbo encoder model simulink matched filter simulink simulink model for kalman filter using vhdl umts simulink fpga based wireless jamming networks dvb-rcs chip XAPP569
Contextual Info: XtremeDSP Solutions Selection Guide March 2008 INTRODUCTION Contents DSP System Solutions.4 DSP Devices.17 Development Tools.25 Complementary Solutions.33 Resources.35
|
Original
|
verilog code for 2-d discrete wavelet transformxapp921csimulink universal motor in matlabturbo encoder model simulink+6matched filter simulinksimulink model for kalman filter using vhdlumts simulinkfpga based wireless jamming networksdvb-rcs chipxapp569
|
PDF
|
|
|
EMG ad620
Abstract: TD036THEA1 EEG Project with circuit diagram ECG USB AD620 matlab code for filter Emg signal EEG ad620 ecg signal compression using verilog hdl ECG matlab gsm based patient heart rate and temperature monitoring system system eeg preamplifier
Contextual Info: Portable Telemedicine Monitoring Equipment Second Prize Portable Telemedicine Monitoring Equipment Institution: HuaQiao University Participants: Huafeng Hong, Qianjiang, Yongjie Li Instructor: Ling Chaodong Design Introduction For our design, we wanted to provide a specialized in-home medical monitoring system. The following
|
Original
|
emg ad620td036thea1eeg project with circuit diagramecg usb ad620+6matlab code for filter emg signaleeg ad620ecg signal compression using verilog hdlecg matlabgsm based patient heart rate and temperature monitoring system systemeeg preamplifier
|
PDF
|
idct vhdl code
Abstract: iso 13818-2 transport stream huffman encoding and decoding audio signal using VHDL Amphion Semiconductor CS6651 fpga "motion detection" verilog for 8 point dct in xilinx vhdl code for demultiplexer huffman encoding and decoding using VHDL
Contextual Info: CS6651 TM MPEG-2 Video Decoder for FPGA Virtual Components for the Converging World The CS6651 MPEG2 decoder is designed to provide high performance solutions for a broad range of motion image applications. This highly integrated application specific virtual component ASVC is for standard
|
Original
|
cs6651ds6651idct vhdl codeiso 13818-2 transport stream+6huffman encoding and decoding audio signal using vhdlamphion semiconductorfpga "motion detectionverilog for 8 point dct in xilinxvhdl code for demultiplexerhuffman encoding and decoding using vhdl
|
PDF
|
CS6651
Abstract: vhdl code for 4 channel dma controller huffman decoder verilog vhdl code for demultiplexer huffman encoding and decoding using VHDL
Contextual Info: CS6651 TM MPEG-2 Video Decoder for FPGA Virtual Components for the Converging World The CS6651 MPEG2 decoder is designed to provide high performance solutions for a broad range of motion image applications. This highly integrated application specific virtual component ASVC is for standard
|
Original
|
cs6651ds6651vhdl code for 4 channel dma controllerhuffman decoder verilog+2vhdl code for demultiplexerhuffman encoding and decoding using vhdl
|
PDF
|
verilog code for huffman coding
Abstract: CS6651 IEC11172-2
Contextual Info: CS6651 TM MPEG-2 Video Decoder for FPGA Virtual Components for the Converging World The CS6651 MPEG2 decoder is designed to provide high performance solutions for a broad range of motion image applications. This highly integrated application specific virtual component ASVC is for standard
|
Original
|
cs6651ds6651verilog code for huffman codingiec11172-2 |
PDF
|
verilog code for huffman coding
Abstract: dct verilog code iso 13818-2 iso 13818-2 transport stream matrix led display 8x8 red vhdl code for demultiplexer DCT mpeg-2 vhdl code for 4 channel dma controller CS6650 transport Stream demux
Contextual Info: CS6650 TM High Definition MPEG-2 Video Decoder Virtual Components for the Converging World The CS6650 high-definition MPEG2 decoder is designed to provide high performance solutions for a broad range of motion image applications. This highly integrated application specific core is developed for standard
|
Original
|
cs6650ds6650verilog code for huffman codingdct verilog code+7iso 13818-2iso 13818-2 transport streammatrix led display 8x8 redvhdl code for demultiplexerdct mpeg-2vhdl code for 4 channel dma controllertransport stream demux
|
PDF
|
Amphion
Abstract: vhdl code for 4 channel dma controller dct verilog code CS6650 ESVA vhdl code for transpose memory
Contextual Info: CS6650 TM High Definition MPEG-2 Video Decoder Virtual Components for the Converging World The CS6650 high-definition MPEG2 decoder is designed to provide high performance solutions for a broad range of motion image applications. This highly integrated application specific core is developed for standard
|
Original
|
cs6650ds6650-camphionvhdl code for 4 channel dma controller+3dct verilog codeesvavhdl code for transpose memory
|
PDF
|
CRC matlab
Abstract: dsp processor design using vhdl turbo encoder model simulink how dsp is used in radar VHDL code of DCT by MAC radar dsp processor Embedded Processors data flow model of arm processor vhdl code for DES algorithm digital FIR Filter verilog code
Contextual Info: White Paper FPGAs Provide Reconfigurable DSP Solutions Introduction The growing digital signal processing DSP market includes rapidly evolving applications such as 3G Wireless, voice over Internet protocol (VoIP), multimedia systems, radar and satellite systems, medical systems,
|
Original
|
crc matlabdsp processor design using vhdlturbo encoder model simulinkhow dsp is used in radar+6vhdl code of dct by macradar dsp processorembedded processorsdata flow model of arm processorvhdl code for des algorithmdigital fir filter verilog code
|
PDF
|
PP9094
Abstract: IDCT design XIP2034 XIP2035
Contextual Info: IDCT: 2D Inverse Discrete Cosine Transform November 30, 2001 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core CAST, Inc. Documentation Design File Formats 11 Stonewall Court Woodcliff Lake, NJ 07677 USA Phone: 201-391-8300
|
Original
|
11-bit12-bit15-bitpp9094+3idct designxip2034xip2035
|
PDF
|
multiplier accumulator MAC code VHDL algorithm
Abstract: verilog code pipeline square root multiplier accumulator MAC code VHDL addition accumulator MAC code verilog dct verilog code FSM VHDL design of FIR filter using lut multiplier vhdl a multiplier accumulator MAC code verilog verilog code for fir filter multiplier accumulator MAC 4 BITS using code VHDL
Contextual Info: White Paper Designing High-Performance DSP Hardware Using Catapult C Synthesis and the Altera Accelerated Libraries Introduction Today’s class of high-performance FPGAs, such as the Altera Stratix® III device, provide design engineers with a hardware platform that is capable of addressing the computational requirements needed to implement many
|
Original
|
multiplier accumulator mac code vhdl algorithmverilog code pipeline square rootmultiplier accumulator mac code vhdladdition accumulator mac code verilog+6dct verilog codefsm vhdldesign of fir filter using lut multiplier vhdl amultiplier accumulator mac code verilogverilog code for fir filtermultiplier accumulator mac 4 bits using code vhdl
|
PDF
|
41256
Abstract: BIOS and Kernel Developer’s Guide (BKDG) For AMD Family 11h Processors Socket S1g2 Processor Functional Data Sheet SBI Temperature Sensor Interface (SB-TSI) SBI Temperature Sensor Interface SB-TSI AMD 40821 Socket S1g2 Processor Functional 40821 APIC21 Socket S1g2 Processor
Contextual Info: 41256 Rev 3.00 - July 07, 2008 AMD Family 11h Processor BKDG Cover page BIOS and Kernel Developer’s Guide BKDG For AMD Family 11h Processors Advanced Micro Devices 1 41256 Rev 3.00 - July 07, 2008 AMD Family 11h Processor BKDG 2005–2008 Advanced Micro Devices, Inc. All rights reserved.
|
Original
|
41256bios and kernel developer’s guide (bkdg) for amd family 11h processorssocket s1g2 processor functional data sheetsbi temperature sensor interface (sb-tsi+6sbi temperature sensor interface sb-tsiamd 40821socket s1g2 processor functional40821apic21socket s1g2 processor
|
PDF
|
