Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CY7C1219F Search Results

    CY7C1219F Datasheets (2)

    Cypress Semiconductor
    Part ECAD Model Manufacturer Description Datasheet Type PDF PDF Size Page count
    CY7C1219F
    		Cypress Semiconductor 1-Mb (32K x 36) Pipelined DCD Sync SRAM Original PDF 337.53KB 15
    CY7C1219F-133AC
    		Cypress Semiconductor 1-Mb (32K x 36) Pipelined DCD Sync SRAM Original PDF 337.53KB 15
    SF Impression Pixel

    CY7C1219F Price and Stock

    Select Manufacturer

    Rochester Electronics LLC CY7C1219F-133AC

    IC SRAM 1.152MBIT PAR 100TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY7C1219F-133AC Bulk 170 50
    • 1 -
    • 10 -
    • 100 $5.98
    • 1000 $5.98
    • 10000 $5.98
    		Buy Now

    Cypress Semiconductor CY7C1219F-133AC

    Cache SRAM, 32KX36, 4ns PQFP100
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Rochester Electronics CY7C1219F-133AC 170 1
    • 1 -
    • 10 -
    • 100 $4.54
    • 1000 $4.06
    • 10000 $3.82
    		Buy Now

    CY7C1219F Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Contextual Info: CY7C1219F 1-Mb 32K x 36 Pipelined DCD Sync SRAM Functional Description[1] Features • Registered inputs and outputs for pipelined operation • Optimal for performance (Double-Cycle deselect) — Depth expansion without wait state • 32K x 36-bit common I/O architecture


    Original     		CY7C1219F 36-bit 166-MHz 133-MHz 100-pin CY7C1219F PDF

    A101

    Abstract: CY7C1219F CY7C1219F-133AC
    Contextual Info: CY7C1219F 1-Mbit 32K x 36 Pipelined DCD Sync SRAM Functional Description[1] Features • Registered inputs and outputs for pipelined operation • Optimal for performance (Double-Cycle deselect) — Depth expansion without wait state • 32K x 36-bit common I/O architecture


    Original     		CY7C1219F 36-bit 166-MHz 133-MHz 100-pin A101 CY7C1219F CY7C1219F-133AC PDF

    A101

    Abstract: CY7C1219F CY7C1219F-133AC
    Contextual Info: CY7C1219F 1-Mbit 32K x 36 Pipelined DCD Sync SRAM Functional Description[1] Features • Registered inputs and outputs for pipelined operation • Optimal for performance (Double-Cycle deselect) — Depth expansion without wait state • 32K x 36-bit common I/O architecture


    Original     		CY7C1219F 36-bit 166-MHz 133-MHz 100-pin and2004. A101 CY7C1219F CY7C1219F-133AC PDF