Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CY23FP12SC Search Results

    CY23FP12SC Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    CY23FP12

    Abstract: CY23FP12OC CY3672
    Contextual Info: CY23FP12 200-MHz Field Programmable Zero Delay Buffer Features Functional Description • Fully field-programmable: — Input and output dividers — Inverting/noninverting outputs • • • • • • • • • • • • • — Phase-locked loop PLL or fanout buffer configuration


    Original
    CY23FP12 200-MHz 10-MHz 28-pin CY23FP12 CY23FP12OC CY3672 PDF

    CY23FP12

    Abstract: CY23FP12OC CY3672 PS11011
    Contextual Info: CY23FP12 200-MHz Field Programmable Zero Delay Buffer Features Functional Description • Fully field-programmable — Input and output dividers — Inverting/noninverting outputs — Phase-locked loop PLL or fanout buffer configuration • 10-MHz to 200-MHz operating range


    Original
    CY23FP12 200-MHz 10-MHz 28-pin CY23FP12 CY23FP12OC CY3672 PS11011 PDF

    CY23FP12

    Abstract: CY23FP12OC CY3672
    Contextual Info: CY23FP12 200-MHz Field Programmable Zero Delay Buffer Features Functional Description • Fully field-programmable — Input and output dividers — Inverting/noninverting outputs • • • • • • • • • • • • • — Phase-locked loop PLL or fanout buffer configuration


    Original
    CY23FP12 200-MHz 10-MHz 28-pin CY23FP12 CY23FP12OC CY3672 PDF

    CY23FP12

    Abstract: CY23FP12OC CY3672
    Contextual Info: CY23FP12 200-MHz Field Programmable Zero Delay Buffer Features Functional Description • Fully field-programmable — Input and output dividers — Inverting/noninverting outputs — Phase-locked loop PLL or fanout buffer configuration • 10-MHz to 200-MHz operating range


    Original
    CY23FP12 200-MHz 10-MHz 28-pin CY23FP12 CY23FP12OC CY3672 PDF

    CY23FP12

    Abstract: CY23FP12OC CY3672
    Contextual Info: CY23FP12 200-MHz Field Programmable Zero Delay Buffer Features Functional Description • Fully field-programmable: — Input and output dividers — Inverting/noninverting outputs • • • • • • • • • • • • • — Phase-locked loop PLL or fanout buffer configuration


    Original
    CY23FP12 200-MHz 10-MHz 28-pin CY23FP12 CY23FP12OC CY3672 PDF